文件名称:VHDL
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:36.55kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
PWM控制就是产生一定周期,占空比不同的方波信号,当占空比较大时,电机转速较高,否则电机转速较低。当采用FPGA产生PWM波形时,只需FPGA内部资源就可以实现,数字比较器的一端接设定值输出,另一端接线性递增计数器输出。当线性计数器的计数值小于设定值时输出低电平,当计数器大于设定值时输出高电平,这样就可通过改变设定值,产生占空比不同的方波信号,从而达到控制直流电机转速的目的。
直流电机控制电路主要由2部分组成,如图1所示:
FPGA中PWM脉宽调制信号产生电路;
FPGA中正/反转方向控制电路
-PWM control is a certain cycle, a different duty cycle square wave signal, when the duty cycle is high, higher motor speed, or lower motor speed. When the PWM waveform generated using FPGA, the FPGA internal resources only can be achieved, the figure one comparator output termination setting, the other linear incremental counter output termination. When the value of linear counter output is less than low-level settings, when the counter output is greater than high settings, so that by changing the settings can produce different duty cycle square wave signal, DC motor control to achieve the purpose of speed.
DC motor control circuit mainly by 2 parts, as shown in Figure 1:
FPGA in the PWM pulse width modulation signal generator circuit
Chiang Kai-shek FPGA/reverse direction control circuit
直流电机控制电路主要由2部分组成,如图1所示:
FPGA中PWM脉宽调制信号产生电路;
FPGA中正/反转方向控制电路
-PWM control is a certain cycle, a different duty cycle square wave signal, when the duty cycle is high, higher motor speed, or lower motor speed. When the PWM waveform generated using FPGA, the FPGA internal resources only can be achieved, the figure one comparator output termination setting, the other linear incremental counter output termination. When the value of linear counter output is less than low-level settings, when the counter output is greater than high settings, so that by changing the settings can produce different duty cycle square wave signal, DC motor control to achieve the purpose of speed.
DC motor control circuit mainly by 2 parts, as shown in Figure 1:
FPGA in the PWM pulse width modulation signal generator circuit
Chiang Kai-shek FPGA/reverse direction control circuit
相关搜索: fpga pwm
VHDL PWM
PWM VHDL
pwm
pwm fpga
pwm generator using vhdl
one pulse circuit
VHDL
fpga
motor vhdl
(系统自动生成,下载前可以参看下载内容)
下载文件列表
现代数字系统设计实验报告-实验4.doc
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.