文件名称:TRL_Design_of_a_asynchronous_bit_serial_data_trans
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：1.83kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
RTL 异步数据传送模块
用verilog HDL 语言描述
输入为八比特数据，执行操作后异步每比特输出。-• To create Verilog-HDL module written in the RTL style appropriate for both simulation and synthesis, for an Asynchronous Serial Data Transmitter.
• To verify the correct behaviour of the transmitter by means of simulation using a Verilog test-module.
• To automatically create a logic diagram for the Asynchronous Serial Data Transmitter, generated using a Logic Synthesis tool.
用verilog HDL 语言描述
输入为八比特数据，执行操作后异步每比特输出。-• To create Verilog-HDL module written in the RTL style appropriate for both simulation and synthesis, for an Asynchronous Serial Data Transmitter.
• To verify the correct behaviour of the transmitter by means of simulation using a Verilog test-module.
• To automatically create a logic diagram for the Asynchronous Serial Data Transmitter, generated using a Logic Synthesis tool.
相关搜索： verilog logic synthesis
(系统自动生成,下载前可以参看下载内容)
下载文件列表
TRL Design of a asynchronous bit serial data transmitter/test_TXSysRTL.v
TRL Design of a asynchronous bit serial data transmitter/TxSysRTL.ucf
TRL Design of a asynchronous bit serial data transmitter/TxSysRTL.v
TRL Design of a asynchronous bit serial data transmitter
TRL Design of a asynchronous bit serial data transmitter/TxSysRTL.ucf
TRL Design of a asynchronous bit serial data transmitter/TxSysRTL.v
TRL Design of a asynchronous bit serial data transmitter
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.