文件名称:SerialPort
介绍说明--下载内容来自于网络,使用问题请自行百度
一个用verilog HDL 编写的串口发送程序,可以下载到FPGA中。已经在ActelFPGA中试过了,很好用。稍微修改之后,可以与Xilinx和Altera公司的FPGA兼容。-A programe dialogue to transmit a serial data which is writen by Verilog HDL.
相关搜索: fpga serial por
(系统自动生成,下载前可以参看下载内容)
下载文件列表
SerialPort/designer/impl1/designer.log
SerialPort/designer/impl1/designer_genhdl.log
SerialPort/designer/impl1/transmit.adb
SerialPort/designer/impl1/transmit.dtf/verify.log
SerialPort/designer/impl1/transmit.ide_des
SerialPort/designer/impl1/transmit.pdb
SerialPort/designer/impl1/transmit.pdb.depends
SerialPort/designer/impl1/transmit.tcl
SerialPort/designer/impl1/transmit_fp/$$FlashPro_FPBBALTLPT1.L$$
SerialPort/designer/impl1/transmit_fp/projectData/transmit.pdb
SerialPort/designer/impl1/transmit_fp/transmit.log
SerialPort/designer/impl1/transmit_fp/transmit.pro
SerialPort/hdl/serialport.v
SerialPort/hdl/serialport.v.bak
SerialPort/hdl/waveperl.log
SerialPort/SerialPort.prj
SerialPort/simulation/modelsim.ini
SerialPort/simulation/modelsim.ini.sav
SerialPort/smartgen/smartgen.aws
SerialPort/synthesis/.recordref
SerialPort/synthesis/backup/transmit.srr
SerialPort/synthesis/run_options.txt
SerialPort/synthesis/stdout.log
SerialPort/synthesis/syntmp/transmit.msg
SerialPort/synthesis/syntmp/transmit.plg
SerialPort/synthesis/transmit.areasrr
SerialPort/synthesis/transmit.edn
SerialPort/synthesis/transmit.map
SerialPort/synthesis/transmit.sdf
SerialPort/synthesis/transmit.so
SerialPort/synthesis/transmit.srd
SerialPort/synthesis/transmit.srm
SerialPort/synthesis/transmit.srr
SerialPort/synthesis/transmit.srs
SerialPort/synthesis/transmit.tlg
SerialPort/synthesis/transmit_drc.rpt
SerialPort/synthesis/transmit_sdc.sdc
SerialPort/synthesis/transmit_syn.prj
SerialPort/synthesis/traplog.tlg
SerialPort/transmit.pdb
SerialPort/transmit.pdb.depends
SerialPort/viewdraw/vf/project.lst
SerialPort/viewdraw/viewdraw.ini
SerialPort/单发程序.txt
SerialPort/designer/impl1/transmit_fp/projectData
SerialPort/designer/impl1/simulation
SerialPort/designer/impl1/transmit.dtf
SerialPort/designer/impl1/transmit_fp
SerialPort/designer/impl1
SerialPort/synthesis/backup
SerialPort/synthesis/coreip
SerialPort/synthesis/syntmp
SerialPort/viewdraw/sch
SerialPort/viewdraw/sym
SerialPort/viewdraw/vf
SerialPort/viewdraw/wir
SerialPort/component
SerialPort/constraint
SerialPort/coreconsole
SerialPort/designer
SerialPort/hdl
SerialPort/phy_synthesis
SerialPort/simulation
SerialPort/smartgen
SerialPort/stimulus
SerialPort/synthesis
SerialPort/viewdraw
SerialPort
SerialPort/designer/impl1/designer_genhdl.log
SerialPort/designer/impl1/transmit.adb
SerialPort/designer/impl1/transmit.dtf/verify.log
SerialPort/designer/impl1/transmit.ide_des
SerialPort/designer/impl1/transmit.pdb
SerialPort/designer/impl1/transmit.pdb.depends
SerialPort/designer/impl1/transmit.tcl
SerialPort/designer/impl1/transmit_fp/$$FlashPro_FPBBALTLPT1.L$$
SerialPort/designer/impl1/transmit_fp/projectData/transmit.pdb
SerialPort/designer/impl1/transmit_fp/transmit.log
SerialPort/designer/impl1/transmit_fp/transmit.pro
SerialPort/hdl/serialport.v
SerialPort/hdl/serialport.v.bak
SerialPort/hdl/waveperl.log
SerialPort/SerialPort.prj
SerialPort/simulation/modelsim.ini
SerialPort/simulation/modelsim.ini.sav
SerialPort/smartgen/smartgen.aws
SerialPort/synthesis/.recordref
SerialPort/synthesis/backup/transmit.srr
SerialPort/synthesis/run_options.txt
SerialPort/synthesis/stdout.log
SerialPort/synthesis/syntmp/transmit.msg
SerialPort/synthesis/syntmp/transmit.plg
SerialPort/synthesis/transmit.areasrr
SerialPort/synthesis/transmit.edn
SerialPort/synthesis/transmit.map
SerialPort/synthesis/transmit.sdf
SerialPort/synthesis/transmit.so
SerialPort/synthesis/transmit.srd
SerialPort/synthesis/transmit.srm
SerialPort/synthesis/transmit.srr
SerialPort/synthesis/transmit.srs
SerialPort/synthesis/transmit.tlg
SerialPort/synthesis/transmit_drc.rpt
SerialPort/synthesis/transmit_sdc.sdc
SerialPort/synthesis/transmit_syn.prj
SerialPort/synthesis/traplog.tlg
SerialPort/transmit.pdb
SerialPort/transmit.pdb.depends
SerialPort/viewdraw/vf/project.lst
SerialPort/viewdraw/viewdraw.ini
SerialPort/单发程序.txt
SerialPort/designer/impl1/transmit_fp/projectData
SerialPort/designer/impl1/simulation
SerialPort/designer/impl1/transmit.dtf
SerialPort/designer/impl1/transmit_fp
SerialPort/designer/impl1
SerialPort/synthesis/backup
SerialPort/synthesis/coreip
SerialPort/synthesis/syntmp
SerialPort/viewdraw/sch
SerialPort/viewdraw/sym
SerialPort/viewdraw/vf
SerialPort/viewdraw/wir
SerialPort/component
SerialPort/constraint
SerialPort/coreconsole
SerialPort/designer
SerialPort/hdl
SerialPort/phy_synthesis
SerialPort/simulation
SerialPort/smartgen
SerialPort/stimulus
SerialPort/synthesis
SerialPort/viewdraw
SerialPort
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.