文件名称:02.V4_lab
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:4.2mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
使用于xilinx的virtex4的实验,开发环境是ise8.2,其中包含点阵实验,键盘实验,已经,rtc-Xilinx the virtex4 used in the experiment, the development environment is ise8.2, including lattice experiments, experimental keyboard has, rtc, etc.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
02.V4_lab/serial_adda/.lso
02.V4_lab/serial_adda/AD.v
02.V4_lab/serial_adda/AD_SERIES.v
02.V4_lab/serial_adda/DA_SERISE.v
02.V4_lab/serial_adda/_impact.cmd
02.V4_lab/serial_adda/_impact.log
02.V4_lab/serial_adda/device_usage_statistics.html
02.V4_lab/serial_adda/isim.cmd
02.V4_lab/serial_adda/isim.hdlsourcefiles
02.V4_lab/serial_adda/isim.log
02.V4_lab/serial_adda/isimwavedata.xwv
02.V4_lab/serial_adda/main.bgn
02.V4_lab/serial_adda/main.bit
02.V4_lab/serial_adda/main.bld
02.V4_lab/serial_adda/main.cel
02.V4_lab/serial_adda/main.cmd_log
02.V4_lab/serial_adda/main.drc
02.V4_lab/serial_adda/main.lso
02.V4_lab/serial_adda/main.ncd
02.V4_lab/serial_adda/main.ngc
02.V4_lab/serial_adda/main.ngd
02.V4_lab/serial_adda/main.ngr
02.V4_lab/serial_adda/main.pad
02.V4_lab/serial_adda/main.par
02.V4_lab/serial_adda/main.pcf
02.V4_lab/serial_adda/main.prj
02.V4_lab/serial_adda/main.stx
02.V4_lab/serial_adda/main.syr
02.V4_lab/serial_adda/main.twr
02.V4_lab/serial_adda/main.twx
02.V4_lab/serial_adda/main.ucf
02.V4_lab/serial_adda/main.ucf.bak
02.V4_lab/serial_adda/main.unroutes
02.V4_lab/serial_adda/main.ut
02.V4_lab/serial_adda/main.v
02.V4_lab/serial_adda/main.xpi
02.V4_lab/serial_adda/main.xst
02.V4_lab/serial_adda/main_beh.prj
02.V4_lab/serial_adda/main_isim_beh.exe
02.V4_lab/serial_adda/main_last_par.ncd
02.V4_lab/serial_adda/main_map.mrp
02.V4_lab/serial_adda/main_map.ncd
02.V4_lab/serial_adda/main_map.ngm
02.V4_lab/serial_adda/main_pad.csv
02.V4_lab/serial_adda/main_pad.txt
02.V4_lab/serial_adda/main_prev_built.ngd
02.V4_lab/serial_adda/main_summary.html
02.V4_lab/serial_adda/main_usage.xml
02.V4_lab/serial_adda/main_vhdl.prj
02.V4_lab/serial_adda/parall_ad_da.ntrc_log
02.V4_lab/serial_adda/results.txt
02.V4_lab/serial_adda/serial_adda.ise
02.V4_lab/serial_adda/serial_adda.ise_ISE_Backup
02.V4_lab/serial_adda/serial_adda.ntrc_log
02.V4_lab/serial_adda/test.ant
02.V4_lab/serial_adda/test.jhd
02.V4_lab/serial_adda/test.tbw
02.V4_lab/serial_adda/test.tfw
02.V4_lab/serial_adda/test.xwv
02.V4_lab/serial_adda/test.xwv_bak
02.V4_lab/serial_adda/test_beh.prj
02.V4_lab/serial_adda/test_bencher.prj
02.V4_lab/serial_adda/test_isim_beh.exe
02.V4_lab/serial_adda/v4_dcm.v
02.V4_lab/serial_adda/v4_dcm.xaw
02.V4_lab/serial_adda/v4_dcm_arwz.ucf
02.V4_lab/serial_adda/xaw2verilog.log
02.V4_lab/serial_adda/xilinxsim.ini
02.V4_lab/serial_adda/xst/work/hdllib.ref
02.V4_lab/serial_adda/xst/work/vlg67/_a_d___s_e_r_i_e_s.bin
02.V4_lab/serial_adda/xst/work/vlg65/v4__dcm.bin
02.V4_lab/serial_adda/xst/work/vlg3B/_d_a___s_e_r_i_s_e.bin
02.V4_lab/serial_adda/xst/work/vlg2D/main.bin
02.V4_lab/serial_adda/xst/work/vlg09/_a_d.bin
02.V4_lab/serial_adda/xst/work/vlg03/v2__dcm.bin
02.V4_lab/serial_adda/xst/dump.xst/main.prj/ntrc.scr
02.V4_lab/serial_adda/isim.tmp_save/_1
02.V4_lab/serial_adda/isim/work/hdllib.ref
02.V4_lab/serial_adda/isim/work/hdpdeps.ref
02.V4_lab/serial_adda/isim/work/vlg34/test.bin
02.V4_lab/serial_adda/isim/work/vlg2D/glbl.bin
02.V4_lab/serial_adda/isim/work/vlg2D/main.bin
02.V4_lab/serial_adda/isim/work/vlg09/_a_d.bin
02.V4_lab/serial_adda/isim/work/vlg03/v2__dcm.bin
02.V4_lab/serial_adda/isim/work/v2__dcm/v2__dcm.h
02.V4_lab/serial_adda/isim/work/v2__dcm/mingw/v2__dcm.obj
02.V4_lab/serial_adda/isim/work/test/test.h
02.V4_lab/serial_adda/isim/work/test/xsimtest.cpp
02.V4_lab/serial_adda/isim/work/test/mingw/test.obj
02.V4_lab/serial_adda/isim/work/main/main.h
02.V4_lab/serial_adda/isim/work/main/xsimmain.cpp
02.V4_lab/serial_adda/isim/work/main/mingw/main.obj
02.V4_lab/serial_adda/isim/work/glbl/glbl.h
02.V4_lab/serial_adda/isim/work/glbl/mingw/glbl.obj
02.V4_lab/serial_adda/isim/work/_a_d/_a_d.h
02.V4_lab/serial_adda/isim/work/_a_d/mingw/_a_d.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/hdllib.ref
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__maximum__period__check/dcm__maximum__period__check.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__maximum__period__check/mingw/dcm__maximum__period__check.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__clock__lost/dcm__clock__lost.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__clock__lost/mingw/dcm__clock__lost.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__clock__divide__by__2/dcm__clock__divide__by__2.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__clock__divide__by__2/mingw/dcm__clock__divide__by__2.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_i_b_u_f_g/_i_b_u_f_g.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_i_b_u_f_g/mingw/_i_b_u_f_g.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_d_c_m/_d_c_m.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_d_c_m/mingw/_d_c_m.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_b_u_f_g/_b_u_f_g.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_b_u_f_g/mingw/_b_u_f_g.obj
02.V4_lab/serial_adda/_xmsgs/bitgen.xmsgs
02.V4_lab/serial_adda/_xmsgs/fuse.xmsgs
02.V4_lab/serial_adda/_xmsgs/map.xmsgs
02.V4_lab/serial_adda/_xmsgs/ngdbuild.xmsgs
02.V4_lab/serial_adda/_xmsgs/par.xmsgs
02.V4_lab/serial_adda/_xmsgs/trce.xmsgs
02.V4_lab/serial_adda/_xmsgs/xst.xmsgs
02.V4_lab/serial_adda/_ngo/netlist.lst
02.V4_lab/rtc/CLK_DIV.v
02.V4_lab/rtc/I2C_FU
02.V4_lab/serial_adda/AD.v
02.V4_lab/serial_adda/AD_SERIES.v
02.V4_lab/serial_adda/DA_SERISE.v
02.V4_lab/serial_adda/_impact.cmd
02.V4_lab/serial_adda/_impact.log
02.V4_lab/serial_adda/device_usage_statistics.html
02.V4_lab/serial_adda/isim.cmd
02.V4_lab/serial_adda/isim.hdlsourcefiles
02.V4_lab/serial_adda/isim.log
02.V4_lab/serial_adda/isimwavedata.xwv
02.V4_lab/serial_adda/main.bgn
02.V4_lab/serial_adda/main.bit
02.V4_lab/serial_adda/main.bld
02.V4_lab/serial_adda/main.cel
02.V4_lab/serial_adda/main.cmd_log
02.V4_lab/serial_adda/main.drc
02.V4_lab/serial_adda/main.lso
02.V4_lab/serial_adda/main.ncd
02.V4_lab/serial_adda/main.ngc
02.V4_lab/serial_adda/main.ngd
02.V4_lab/serial_adda/main.ngr
02.V4_lab/serial_adda/main.pad
02.V4_lab/serial_adda/main.par
02.V4_lab/serial_adda/main.pcf
02.V4_lab/serial_adda/main.prj
02.V4_lab/serial_adda/main.stx
02.V4_lab/serial_adda/main.syr
02.V4_lab/serial_adda/main.twr
02.V4_lab/serial_adda/main.twx
02.V4_lab/serial_adda/main.ucf
02.V4_lab/serial_adda/main.ucf.bak
02.V4_lab/serial_adda/main.unroutes
02.V4_lab/serial_adda/main.ut
02.V4_lab/serial_adda/main.v
02.V4_lab/serial_adda/main.xpi
02.V4_lab/serial_adda/main.xst
02.V4_lab/serial_adda/main_beh.prj
02.V4_lab/serial_adda/main_isim_beh.exe
02.V4_lab/serial_adda/main_last_par.ncd
02.V4_lab/serial_adda/main_map.mrp
02.V4_lab/serial_adda/main_map.ncd
02.V4_lab/serial_adda/main_map.ngm
02.V4_lab/serial_adda/main_pad.csv
02.V4_lab/serial_adda/main_pad.txt
02.V4_lab/serial_adda/main_prev_built.ngd
02.V4_lab/serial_adda/main_summary.html
02.V4_lab/serial_adda/main_usage.xml
02.V4_lab/serial_adda/main_vhdl.prj
02.V4_lab/serial_adda/parall_ad_da.ntrc_log
02.V4_lab/serial_adda/results.txt
02.V4_lab/serial_adda/serial_adda.ise
02.V4_lab/serial_adda/serial_adda.ise_ISE_Backup
02.V4_lab/serial_adda/serial_adda.ntrc_log
02.V4_lab/serial_adda/test.ant
02.V4_lab/serial_adda/test.jhd
02.V4_lab/serial_adda/test.tbw
02.V4_lab/serial_adda/test.tfw
02.V4_lab/serial_adda/test.xwv
02.V4_lab/serial_adda/test.xwv_bak
02.V4_lab/serial_adda/test_beh.prj
02.V4_lab/serial_adda/test_bencher.prj
02.V4_lab/serial_adda/test_isim_beh.exe
02.V4_lab/serial_adda/v4_dcm.v
02.V4_lab/serial_adda/v4_dcm.xaw
02.V4_lab/serial_adda/v4_dcm_arwz.ucf
02.V4_lab/serial_adda/xaw2verilog.log
02.V4_lab/serial_adda/xilinxsim.ini
02.V4_lab/serial_adda/xst/work/hdllib.ref
02.V4_lab/serial_adda/xst/work/vlg67/_a_d___s_e_r_i_e_s.bin
02.V4_lab/serial_adda/xst/work/vlg65/v4__dcm.bin
02.V4_lab/serial_adda/xst/work/vlg3B/_d_a___s_e_r_i_s_e.bin
02.V4_lab/serial_adda/xst/work/vlg2D/main.bin
02.V4_lab/serial_adda/xst/work/vlg09/_a_d.bin
02.V4_lab/serial_adda/xst/work/vlg03/v2__dcm.bin
02.V4_lab/serial_adda/xst/dump.xst/main.prj/ntrc.scr
02.V4_lab/serial_adda/isim.tmp_save/_1
02.V4_lab/serial_adda/isim/work/hdllib.ref
02.V4_lab/serial_adda/isim/work/hdpdeps.ref
02.V4_lab/serial_adda/isim/work/vlg34/test.bin
02.V4_lab/serial_adda/isim/work/vlg2D/glbl.bin
02.V4_lab/serial_adda/isim/work/vlg2D/main.bin
02.V4_lab/serial_adda/isim/work/vlg09/_a_d.bin
02.V4_lab/serial_adda/isim/work/vlg03/v2__dcm.bin
02.V4_lab/serial_adda/isim/work/v2__dcm/v2__dcm.h
02.V4_lab/serial_adda/isim/work/v2__dcm/mingw/v2__dcm.obj
02.V4_lab/serial_adda/isim/work/test/test.h
02.V4_lab/serial_adda/isim/work/test/xsimtest.cpp
02.V4_lab/serial_adda/isim/work/test/mingw/test.obj
02.V4_lab/serial_adda/isim/work/main/main.h
02.V4_lab/serial_adda/isim/work/main/xsimmain.cpp
02.V4_lab/serial_adda/isim/work/main/mingw/main.obj
02.V4_lab/serial_adda/isim/work/glbl/glbl.h
02.V4_lab/serial_adda/isim/work/glbl/mingw/glbl.obj
02.V4_lab/serial_adda/isim/work/_a_d/_a_d.h
02.V4_lab/serial_adda/isim/work/_a_d/mingw/_a_d.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/hdllib.ref
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__maximum__period__check/dcm__maximum__period__check.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__maximum__period__check/mingw/dcm__maximum__period__check.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__clock__lost/dcm__clock__lost.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__clock__lost/mingw/dcm__clock__lost.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__clock__divide__by__2/dcm__clock__divide__by__2.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/dcm__clock__divide__by__2/mingw/dcm__clock__divide__by__2.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_i_b_u_f_g/_i_b_u_f_g.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_i_b_u_f_g/mingw/_i_b_u_f_g.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_d_c_m/_d_c_m.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_d_c_m/mingw/_d_c_m.obj
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_b_u_f_g/_b_u_f_g.h
02.V4_lab/serial_adda/isim/unisim_ver.auxlib/_b_u_f_g/mingw/_b_u_f_g.obj
02.V4_lab/serial_adda/_xmsgs/bitgen.xmsgs
02.V4_lab/serial_adda/_xmsgs/fuse.xmsgs
02.V4_lab/serial_adda/_xmsgs/map.xmsgs
02.V4_lab/serial_adda/_xmsgs/ngdbuild.xmsgs
02.V4_lab/serial_adda/_xmsgs/par.xmsgs
02.V4_lab/serial_adda/_xmsgs/trce.xmsgs
02.V4_lab/serial_adda/_xmsgs/xst.xmsgs
02.V4_lab/serial_adda/_ngo/netlist.lst
02.V4_lab/rtc/CLK_DIV.v
02.V4_lab/rtc/I2C_FU
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.