CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程

文件名称:ethernet_tri_mode.rel-1-0.tar

  • 所属分类:
  • 标签属性:
  • 上传时间:
    2012-11-16
  • 文件大小:
    674.46kb
  • 已下载:
    0次
  • 提 供 者:
  • 相关连接:
  • 下载说明:
    别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容来自于网络,使用问题请自行百度

(系统自动生成,下载前可以参看下载内容)

下载文件列表

ethernet_tri_mode/
ethernet_tri_mode/start.tcl
ethernet_tri_mode/bench/
ethernet_tri_mode/bench/verilog/
ethernet_tri_mode/bench/verilog/Phy_sim.v
ethernet_tri_mode/bench/verilog/User_int_sim.v
ethernet_tri_mode/bench/verilog/altera_mf.v
ethernet_tri_mode/bench/verilog/host_sim.v
ethernet_tri_mode/bench/verilog/reg_int_sim.v
ethernet_tri_mode/bench/verilog/tb_top.v
ethernet_tri_mode/doc/
ethernet_tri_mode/doc/Tri-mode_Ethernet_MAC_Specifications.pdf
ethernet_tri_mode/doc/Tri-mode_Ethernet_MAC_Verification_plan.pdf
ethernet_tri_mode/rtl/
ethernet_tri_mode/rtl/verilog/
ethernet_tri_mode/rtl/verilog/Clk_ctrl.v
ethernet_tri_mode/rtl/verilog/MAC_rx.v
ethernet_tri_mode/rtl/verilog/MAC_top.v
ethernet_tri_mode/rtl/verilog/MAC_tx.v
ethernet_tri_mode/rtl/verilog/Phy_int.v
ethernet_tri_mode/rtl/verilog/RMON.v
ethernet_tri_mode/rtl/verilog/eth_miim.v
ethernet_tri_mode/rtl/verilog/header.v
ethernet_tri_mode/rtl/verilog/reg_int.v
ethernet_tri_mode/rtl/verilog/MAC_rx/
ethernet_tri_mode/rtl/verilog/MAC_rx/Broadcast_filter.v
ethernet_tri_mode/rtl/verilog/MAC_rx/CRC_chk.v
ethernet_tri_mode/rtl/verilog/MAC_rx/MAC_rx_FF.v
ethernet_tri_mode/rtl/verilog/MAC_rx/MAC_rx_add_chk.v
ethernet_tri_mode/rtl/verilog/MAC_rx/MAC_rx_ctrl.v
ethernet_tri_mode/rtl/verilog/MAC_tx/
ethernet_tri_mode/rtl/verilog/MAC_tx/CRC_gen.v
ethernet_tri_mode/rtl/verilog/MAC_tx/MAC_tx_Ctrl.v
ethernet_tri_mode/rtl/verilog/MAC_tx/MAC_tx_FF.v
ethernet_tri_mode/rtl/verilog/MAC_tx/MAC_tx_addr_add.v
ethernet_tri_mode/rtl/verilog/MAC_tx/Ramdon_gen.v
ethernet_tri_mode/rtl/verilog/MAC_tx/flow_ctrl.v
ethernet_tri_mode/rtl/verilog/RMON/
ethernet_tri_mode/rtl/verilog/RMON/RMON_addr_gen.v
ethernet_tri_mode/rtl/verilog/RMON/RMON_ctrl.v
ethernet_tri_mode/rtl/verilog/RMON/RMON_dpram.v
ethernet_tri_mode/rtl/verilog/TECH/
ethernet_tri_mode/rtl/verilog/TECH/CLK_DIV2.v
ethernet_tri_mode/rtl/verilog/TECH/CLK_SWITCH.v
ethernet_tri_mode/rtl/verilog/TECH/duram.v
ethernet_tri_mode/rtl/verilog/miim/
ethernet_tri_mode/rtl/verilog/miim/eth_clockgen.v
ethernet_tri_mode/rtl/verilog/miim/eth_outputcontrol.v
ethernet_tri_mode/rtl/verilog/miim/eth_shiftreg.v
ethernet_tri_mode/rtl/verilog/miim/timescale.v
ethernet_tri_mode/sim/
ethernet_tri_mode/sim/rtl_sim/
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/cds.lib
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/com.nc
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/config.ini
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/hdl.var
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/ip_32W_check.dll
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/ip_32W_check_vpi.dll
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/ip_32W_gen.dll
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/ip_32W_gen_vpi.dll
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/sim.nc
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/sim_only.nc
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/bin/vlog.list
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/1000Mbps_duplex.vec
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/100Mbps_duplex.vec
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/10Mbps_duplex.vec
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/46-50.ini
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/CPU.vec
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/batch.dat
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/config.ini
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/flow_ctrl.vec
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/source_mac_replace.vec
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/data/target_mac_check.vec
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/log/
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/log/ncsim.log
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/script/
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/script/batch_mode.tcl
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/script/filesel.tcl
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/script/run.tcl
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/script/run_proc.tcl
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/script/set_reg_data.tcl
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/script/set_stimulus.tcl
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/script/start_verify.tcl
ethernet_tri_mode/sim/rtl_sim/ncsim_sim/script/user_lib.tcl
ethernet_tri_mode/syn/
ethernet_tri_mode/syn/syn.prj
ethernet_tri_mode/syn/syn_altrea.prj
ethernet_tri_mode/syn/syn_xilinx.prj

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台,只提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度。更多...
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或换浏览器;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*快速评论: 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内  容:
*验 证 码:
搜珍网 www.dssz.com