文件名称:FPGA_work
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:3.18mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
实际上使用VerilogHDL语言写的,开发环境为Quartus7.2,很不错的,基于de2的-VerilogHDL the language actually used to write, and development environment for Quartus7.2, very good, based on the de2
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FPGA_work/FSM_2/db/FSM.(0).cnf.cdb
FPGA_work/FSM_2/db/FSM.(0).cnf.hdb
FPGA_work/FSM_2/db/FSM.asm.qmsg
FPGA_work/FSM_2/db/FSM.asm_labs.ddb
FPGA_work/FSM_2/db/FSM.cbx.xml
FPGA_work/FSM_2/db/FSM.cmp.cdb
FPGA_work/FSM_2/db/FSM.cmp.ecobp
FPGA_work/FSM_2/db/FSM.cmp.hdb
FPGA_work/FSM_2/db/FSM.cmp.logdb
FPGA_work/FSM_2/db/FSM.cmp.rdb
FPGA_work/FSM_2/db/FSM.cmp.tdb
FPGA_work/FSM_2/db/FSM.cmp0.ddb
FPGA_work/FSM_2/db/FSM.cmp_bb.cdb
FPGA_work/FSM_2/db/FSM.cmp_bb.hdb
FPGA_work/FSM_2/db/FSM.cmp_bb.logdb
FPGA_work/FSM_2/db/FSM.cmp_bb.rcf
FPGA_work/FSM_2/db/FSM.dbp
FPGA_work/FSM_2/db/FSM.db_info
FPGA_work/FSM_2/db/FSM.eco.cdb
FPGA_work/FSM_2/db/FSM.eds_overflow
FPGA_work/FSM_2/db/FSM.fit.qmsg
FPGA_work/FSM_2/db/FSM.fnsim.hdb
FPGA_work/FSM_2/db/FSM.fnsim.qmsg
FPGA_work/FSM_2/db/FSM.hier_info
FPGA_work/FSM_2/db/FSM.hif
FPGA_work/FSM_2/db/FSM.map.bpm
FPGA_work/FSM_2/db/FSM.map.cdb
FPGA_work/FSM_2/db/FSM.map.ecobp
FPGA_work/FSM_2/db/FSM.map.hdb
FPGA_work/FSM_2/db/FSM.map.logdb
FPGA_work/FSM_2/db/FSM.map.qmsg
FPGA_work/FSM_2/db/FSM.map_bb.cdb
FPGA_work/FSM_2/db/FSM.map_bb.hdb
FPGA_work/FSM_2/db/FSM.map_bb.logdb
FPGA_work/FSM_2/db/FSM.pre_map.cdb
FPGA_work/FSM_2/db/FSM.pre_map.hdb
FPGA_work/FSM_2/db/FSM.psp
FPGA_work/FSM_2/db/FSM.pss
FPGA_work/FSM_2/db/FSM.rpp.qmsg
FPGA_work/FSM_2/db/FSM.rtlv.hdb
FPGA_work/FSM_2/db/FSM.rtlv_sg.cdb
FPGA_work/FSM_2/db/FSM.rtlv_sg_swap.cdb
FPGA_work/FSM_2/db/FSM.sgate.rvd
FPGA_work/FSM_2/db/FSM.sgate_sm.rvd
FPGA_work/FSM_2/db/FSM.sgdiff.cdb
FPGA_work/FSM_2/db/FSM.sgdiff.hdb
FPGA_work/FSM_2/db/FSM.sim.cvwf
FPGA_work/FSM_2/db/FSM.sim.qmsg
FPGA_work/FSM_2/db/FSM.sim.rdb
FPGA_work/FSM_2/db/FSM.simfam
FPGA_work/FSM_2/db/FSM.sld_design_entry.sci
FPGA_work/FSM_2/db/FSM.sld_design_entry_dsc.sci
FPGA_work/FSM_2/db/FSM.smp_dump.txt
FPGA_work/FSM_2/db/FSM.syn_hier_info
FPGA_work/FSM_2/db/FSM.tan.qmsg
FPGA_work/FSM_2/db/FSM.tis_db_list.ddb
FPGA_work/FSM_2/db/mux_joc.tdf
FPGA_work/FSM_2/db/prev_cmp_FSM.asm.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.fit.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.map.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.sim.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.tan.qmsg
FPGA_work/FSM_2/db/wed.wsf
FPGA_work/FSM_2/db/FSM.sim.hdb
FPGA_work/FSM_2/db/FSM.cmp.bpm
FPGA_work/FSM_2/db/FSM.signalprobe.cdb
FPGA_work/FSM_2/DE2_pin_assignments.csv
FPGA_work/FSM_2/FSM.asm.rpt
FPGA_work/FSM_2/FSM.done
FPGA_work/FSM_2/FSM.dpf
FPGA_work/FSM_2/FSM.fit.rpt
FPGA_work/FSM_2/FSM.fit.smsg
FPGA_work/FSM_2/FSM.fit.summary
FPGA_work/FSM_2/FSM.flow.rpt
FPGA_work/FSM_2/FSM.map.rpt
FPGA_work/FSM_2/FSM.map.summary
FPGA_work/FSM_2/FSM.pin
FPGA_work/FSM_2/FSM.pof
FPGA_work/FSM_2/FSM.qpf
FPGA_work/FSM_2/FSM.qsf
FPGA_work/FSM_2/FSM.qws
FPGA_work/FSM_2/FSM.sim.rpt
FPGA_work/FSM_2/FSM.sof
FPGA_work/FSM_2/FSM.tan.rpt
FPGA_work/FSM_2/FSM.tan.summary
FPGA_work/FSM_2/FSM.v
FPGA_work/FSM_2/FSM.v.bak
FPGA_work/FSM_2/FSM.vwf
FPGA_work/FSM_2/sopc_builder_log.txt
FPGA_work/FSM_3/DE2_pin_assignments.csv
FPGA_work/FSM_3/FSM.done
FPGA_work/FSM_3/FSM.dpf
FPGA_work/FSM_3/FSM.fit.smsg
FPGA_work/FSM_3/FSM.fit.summary
FPGA_work/FSM_3/FSM.map.summary
FPGA_work/FSM_3/FSM.pin
FPGA_work/FSM_3/FSM.pof
FPGA_work/FSM_3/FSM.qpf
FPGA_work/FSM_3/FSM.qsf
FPGA_work/FSM_3/FSM.sof
FPGA_work/FSM_3/FSM.tan.summary
FPGA_work/FSM_3/FSM.vwf
FPGA_work/FSM_3/sopc_builder_log.txt
FPGA_work/FSM_3/db/FSM.cmp.bpm
FPGA_work/FSM_3/db/FSM.cmp.ecobp
FPGA_work/FSM_3/db/FSM.cmp_bb.logdb
FPGA_work/FSM_3/db/FSM.cmp_bb.cdb
FPGA_work/FSM_3/db/FSM.cbx.xml
FPGA_work/FSM_3/db/FSM.sld_design_entry.sci
FPGA_work/FSM_3/db/FSM.cmp_bb.hdb
FPGA_work/FSM_3/db/FSM.tis_db_list.ddb
FPGA_work/FSM_3/db/FSM.asm.qmsg
FPGA_work/FSM_3/db/FSM.asm_labs.ddb
FPGA_work/FSM_3/db/FSM.cmp.rdb
FPGA_work/FSM_3/db/FSM.tan.qmsg
FPGA_work/FSM_3/db/prev_cmp_FSM.qmsg
FPGA_work/FSM_3/db/FSM.cmp.tdb
FPGA_work/FSM_3/db/FSM.cmp0.ddb
FPGA_work/FSM_3/db/FSM.cmp_bb.rcf
FPGA_work/FSM_3/db/FSM.dbp
FPGA_work/FSM_3/db/FSM.db_info
FPGA_work/FSM_3/db/FSM.cmp.hdb
FPGA_work/FSM_3/db/FSM.eds_overflow
FPGA_work/FSM_3/db/FSM.fnsim.qmsg
FPGA_work/FSM_3/db/FSM.signalprobe.cdb
FPGA_work/FSM_3/db/FSM.cmp.cdb
FPGA_work/FSM_3/db/FSM.hier_info
FPGA_work/FSM_3/db/FSM.hif
FPGA_work/FSM_3/db/FSM.eco.cdb
FPGA_work/FSM_3/db/FSM.fnsim.cdb
FPGA_work/FSM_3/db/FSM.map.ecobp
FPGA_work/FSM_3/db/prev_cmp_FSM.map.qmsg
FPGA_work/FSM_3/db/FSM.fnsim.hdb
FPGA_work/FSM_3/db/FSM.sld_design_entry_dsc.sci
FPGA_work/FSM_3/db/prev_cmp_FSM.fit.qmsg
FPGA_work/FSM_3/db/prev_cmp_FSM.asm.qmsg
FPGA_work/FSM_3/db/prev_cmp_FSM.tan.qmsg
FPGA_work/FSM_3/db/FSM.rpp.qmsg
FPGA_work/FSM_3/db/FSM.psp
FPGA_work/FSM_3/db/FSM.pss
FPGA_work/FSM_3/db/FSM.sgate_sm.rvd
FPGA_work/FSM_3/db/FSM.sgate.rvd
FPGA_work/FSM_3/db/prev_cmp_FSM.sim.qmsg
FPGA_work/FSM_3/db/FSM.sim.qmsg
FPGA_work/FSM_3/db/FSM.sim.cvwf
FPGA_work/FSM_3/db/FSM.sim.hdb
FPGA_work/FSM_3/db/FSM.sim.rdb
FPGA_work/FSM_3/db/FSM.simfam
FPGA_work/FSM_3/db/FSM.syn_hier_info
FPGA_work/FSM_3/db/mux_joc.tdf
FPGA_work/FSM_3/db/wed.wsf
FPGA_work/FSM_3/db/FSM.(0).cnf.cdb
FPGA_work/FSM_3/db/FSM.(0).cnf.hdb
FPGA_work/FSM_3/db/FSM.map.qmsg
FPGA_work/FSM_3/db/FSM.rtlv_sg.cdb
FPGA_work/FSM_3/db/FSM.rtlv.hdb
FPGA_work/FSM_3/db/FSM.rt
FPGA_work/FSM_2/db/FSM.(0).cnf.hdb
FPGA_work/FSM_2/db/FSM.asm.qmsg
FPGA_work/FSM_2/db/FSM.asm_labs.ddb
FPGA_work/FSM_2/db/FSM.cbx.xml
FPGA_work/FSM_2/db/FSM.cmp.cdb
FPGA_work/FSM_2/db/FSM.cmp.ecobp
FPGA_work/FSM_2/db/FSM.cmp.hdb
FPGA_work/FSM_2/db/FSM.cmp.logdb
FPGA_work/FSM_2/db/FSM.cmp.rdb
FPGA_work/FSM_2/db/FSM.cmp.tdb
FPGA_work/FSM_2/db/FSM.cmp0.ddb
FPGA_work/FSM_2/db/FSM.cmp_bb.cdb
FPGA_work/FSM_2/db/FSM.cmp_bb.hdb
FPGA_work/FSM_2/db/FSM.cmp_bb.logdb
FPGA_work/FSM_2/db/FSM.cmp_bb.rcf
FPGA_work/FSM_2/db/FSM.dbp
FPGA_work/FSM_2/db/FSM.db_info
FPGA_work/FSM_2/db/FSM.eco.cdb
FPGA_work/FSM_2/db/FSM.eds_overflow
FPGA_work/FSM_2/db/FSM.fit.qmsg
FPGA_work/FSM_2/db/FSM.fnsim.hdb
FPGA_work/FSM_2/db/FSM.fnsim.qmsg
FPGA_work/FSM_2/db/FSM.hier_info
FPGA_work/FSM_2/db/FSM.hif
FPGA_work/FSM_2/db/FSM.map.bpm
FPGA_work/FSM_2/db/FSM.map.cdb
FPGA_work/FSM_2/db/FSM.map.ecobp
FPGA_work/FSM_2/db/FSM.map.hdb
FPGA_work/FSM_2/db/FSM.map.logdb
FPGA_work/FSM_2/db/FSM.map.qmsg
FPGA_work/FSM_2/db/FSM.map_bb.cdb
FPGA_work/FSM_2/db/FSM.map_bb.hdb
FPGA_work/FSM_2/db/FSM.map_bb.logdb
FPGA_work/FSM_2/db/FSM.pre_map.cdb
FPGA_work/FSM_2/db/FSM.pre_map.hdb
FPGA_work/FSM_2/db/FSM.psp
FPGA_work/FSM_2/db/FSM.pss
FPGA_work/FSM_2/db/FSM.rpp.qmsg
FPGA_work/FSM_2/db/FSM.rtlv.hdb
FPGA_work/FSM_2/db/FSM.rtlv_sg.cdb
FPGA_work/FSM_2/db/FSM.rtlv_sg_swap.cdb
FPGA_work/FSM_2/db/FSM.sgate.rvd
FPGA_work/FSM_2/db/FSM.sgate_sm.rvd
FPGA_work/FSM_2/db/FSM.sgdiff.cdb
FPGA_work/FSM_2/db/FSM.sgdiff.hdb
FPGA_work/FSM_2/db/FSM.sim.cvwf
FPGA_work/FSM_2/db/FSM.sim.qmsg
FPGA_work/FSM_2/db/FSM.sim.rdb
FPGA_work/FSM_2/db/FSM.simfam
FPGA_work/FSM_2/db/FSM.sld_design_entry.sci
FPGA_work/FSM_2/db/FSM.sld_design_entry_dsc.sci
FPGA_work/FSM_2/db/FSM.smp_dump.txt
FPGA_work/FSM_2/db/FSM.syn_hier_info
FPGA_work/FSM_2/db/FSM.tan.qmsg
FPGA_work/FSM_2/db/FSM.tis_db_list.ddb
FPGA_work/FSM_2/db/mux_joc.tdf
FPGA_work/FSM_2/db/prev_cmp_FSM.asm.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.fit.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.map.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.sim.qmsg
FPGA_work/FSM_2/db/prev_cmp_FSM.tan.qmsg
FPGA_work/FSM_2/db/wed.wsf
FPGA_work/FSM_2/db/FSM.sim.hdb
FPGA_work/FSM_2/db/FSM.cmp.bpm
FPGA_work/FSM_2/db/FSM.signalprobe.cdb
FPGA_work/FSM_2/DE2_pin_assignments.csv
FPGA_work/FSM_2/FSM.asm.rpt
FPGA_work/FSM_2/FSM.done
FPGA_work/FSM_2/FSM.dpf
FPGA_work/FSM_2/FSM.fit.rpt
FPGA_work/FSM_2/FSM.fit.smsg
FPGA_work/FSM_2/FSM.fit.summary
FPGA_work/FSM_2/FSM.flow.rpt
FPGA_work/FSM_2/FSM.map.rpt
FPGA_work/FSM_2/FSM.map.summary
FPGA_work/FSM_2/FSM.pin
FPGA_work/FSM_2/FSM.pof
FPGA_work/FSM_2/FSM.qpf
FPGA_work/FSM_2/FSM.qsf
FPGA_work/FSM_2/FSM.qws
FPGA_work/FSM_2/FSM.sim.rpt
FPGA_work/FSM_2/FSM.sof
FPGA_work/FSM_2/FSM.tan.rpt
FPGA_work/FSM_2/FSM.tan.summary
FPGA_work/FSM_2/FSM.v
FPGA_work/FSM_2/FSM.v.bak
FPGA_work/FSM_2/FSM.vwf
FPGA_work/FSM_2/sopc_builder_log.txt
FPGA_work/FSM_3/DE2_pin_assignments.csv
FPGA_work/FSM_3/FSM.done
FPGA_work/FSM_3/FSM.dpf
FPGA_work/FSM_3/FSM.fit.smsg
FPGA_work/FSM_3/FSM.fit.summary
FPGA_work/FSM_3/FSM.map.summary
FPGA_work/FSM_3/FSM.pin
FPGA_work/FSM_3/FSM.pof
FPGA_work/FSM_3/FSM.qpf
FPGA_work/FSM_3/FSM.qsf
FPGA_work/FSM_3/FSM.sof
FPGA_work/FSM_3/FSM.tan.summary
FPGA_work/FSM_3/FSM.vwf
FPGA_work/FSM_3/sopc_builder_log.txt
FPGA_work/FSM_3/db/FSM.cmp.bpm
FPGA_work/FSM_3/db/FSM.cmp.ecobp
FPGA_work/FSM_3/db/FSM.cmp_bb.logdb
FPGA_work/FSM_3/db/FSM.cmp_bb.cdb
FPGA_work/FSM_3/db/FSM.cbx.xml
FPGA_work/FSM_3/db/FSM.sld_design_entry.sci
FPGA_work/FSM_3/db/FSM.cmp_bb.hdb
FPGA_work/FSM_3/db/FSM.tis_db_list.ddb
FPGA_work/FSM_3/db/FSM.asm.qmsg
FPGA_work/FSM_3/db/FSM.asm_labs.ddb
FPGA_work/FSM_3/db/FSM.cmp.rdb
FPGA_work/FSM_3/db/FSM.tan.qmsg
FPGA_work/FSM_3/db/prev_cmp_FSM.qmsg
FPGA_work/FSM_3/db/FSM.cmp.tdb
FPGA_work/FSM_3/db/FSM.cmp0.ddb
FPGA_work/FSM_3/db/FSM.cmp_bb.rcf
FPGA_work/FSM_3/db/FSM.dbp
FPGA_work/FSM_3/db/FSM.db_info
FPGA_work/FSM_3/db/FSM.cmp.hdb
FPGA_work/FSM_3/db/FSM.eds_overflow
FPGA_work/FSM_3/db/FSM.fnsim.qmsg
FPGA_work/FSM_3/db/FSM.signalprobe.cdb
FPGA_work/FSM_3/db/FSM.cmp.cdb
FPGA_work/FSM_3/db/FSM.hier_info
FPGA_work/FSM_3/db/FSM.hif
FPGA_work/FSM_3/db/FSM.eco.cdb
FPGA_work/FSM_3/db/FSM.fnsim.cdb
FPGA_work/FSM_3/db/FSM.map.ecobp
FPGA_work/FSM_3/db/prev_cmp_FSM.map.qmsg
FPGA_work/FSM_3/db/FSM.fnsim.hdb
FPGA_work/FSM_3/db/FSM.sld_design_entry_dsc.sci
FPGA_work/FSM_3/db/prev_cmp_FSM.fit.qmsg
FPGA_work/FSM_3/db/prev_cmp_FSM.asm.qmsg
FPGA_work/FSM_3/db/prev_cmp_FSM.tan.qmsg
FPGA_work/FSM_3/db/FSM.rpp.qmsg
FPGA_work/FSM_3/db/FSM.psp
FPGA_work/FSM_3/db/FSM.pss
FPGA_work/FSM_3/db/FSM.sgate_sm.rvd
FPGA_work/FSM_3/db/FSM.sgate.rvd
FPGA_work/FSM_3/db/prev_cmp_FSM.sim.qmsg
FPGA_work/FSM_3/db/FSM.sim.qmsg
FPGA_work/FSM_3/db/FSM.sim.cvwf
FPGA_work/FSM_3/db/FSM.sim.hdb
FPGA_work/FSM_3/db/FSM.sim.rdb
FPGA_work/FSM_3/db/FSM.simfam
FPGA_work/FSM_3/db/FSM.syn_hier_info
FPGA_work/FSM_3/db/mux_joc.tdf
FPGA_work/FSM_3/db/wed.wsf
FPGA_work/FSM_3/db/FSM.(0).cnf.cdb
FPGA_work/FSM_3/db/FSM.(0).cnf.hdb
FPGA_work/FSM_3/db/FSM.map.qmsg
FPGA_work/FSM_3/db/FSM.rtlv_sg.cdb
FPGA_work/FSM_3/db/FSM.rtlv.hdb
FPGA_work/FSM_3/db/FSM.rt
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.