文件名称:ley
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:1.45mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
risc spm
自定义指令集及测试程序-custom risc instruction set and test procedures
自定义指令集及测试程序-custom risc instruction set and test procedures
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ley/counter/clk_divider.v
ley/counter/clk_divider.v.bak
ley/counter/cnt/clk_divider.v
ley/counter/cnt/cnt.ipf
ley/counter/cnt/cnt.ipf_ISE_Backup
ley/counter/cnt/cnt.ise
ley/counter/cnt/cnt.ise_ISE_Backup
ley/counter/cnt/cnt.ntrc_log
ley/counter/cnt/cnt.restore
ley/counter/cnt/cntprom.mcs
ley/counter/cnt/cntprom.prm
ley/counter/cnt/cntprom.sig
ley/counter/cnt/cnt_ise9migration.zip
ley/counter/cnt/counter.bgn
ley/counter/cnt/counter.bit
ley/counter/cnt/counter.bld
ley/counter/cnt/counter.cmd_log
ley/counter/cnt/counter.drc
ley/counter/cnt/counter.lso
ley/counter/cnt/counter.ncd
ley/counter/cnt/counter.ngc
ley/counter/cnt/counter.ngd
ley/counter/cnt/counter.ngr
ley/counter/cnt/counter.pad
ley/counter/cnt/counter.par
ley/counter/cnt/counter.pcf
ley/counter/cnt/counter.prj
ley/counter/cnt/counter.stx
ley/counter/cnt/counter.syr
ley/counter/cnt/counter.tdr
ley/counter/cnt/counter.twr
ley/counter/cnt/counter.twx
ley/counter/cnt/counter.ucf
ley/counter/cnt/counter.unroutes
ley/counter/cnt/counter.ut
ley/counter/cnt/counter.v
ley/counter/cnt/counter.xpi
ley/counter/cnt/counter.xst
ley/counter/cnt/counter_0to9999.v
ley/counter/cnt/counter_guide.ncd
ley/counter/cnt/counter_last_par.ncd
ley/counter/cnt/counter_map.map
ley/counter/cnt/counter_map.mrp
ley/counter/cnt/counter_map.ncd
ley/counter/cnt/counter_map.ngm
ley/counter/cnt/counter_pad.csv
ley/counter/cnt/counter_pad.txt
ley/counter/cnt/counter_prev_built.ngd
ley/counter/cnt/counter_summary.html
ley/counter/cnt/counter_summary.xml
ley/counter/cnt/counter_usage.xml
ley/counter/cnt/counter_vhdl.prj
ley/counter/cnt/device_usage_statistics.html
ley/counter/cnt/sevenseg_display.v
ley/counter/cnt/seven_ctrl.v
ley/counter/cnt/xst/dump.xst/counter.prj/ntrc.scr
ley/counter/cnt/xst/work/hdllib.ref
ley/counter/cnt/xst/work/vlg10/counter.bin
ley/counter/cnt/xst/work/vlg32/counter__0to9999.bin
ley/counter/cnt/xst/work/vlg69/sevenseg__display.bin
ley/counter/cnt/xst/work/vlg70/clk__divider.bin
ley/counter/cnt/xst/work/vlg75/seven__ctrl.bin
ley/counter/cnt/_impact.cmd
ley/counter/cnt/_impact.log
ley/counter/cnt/_ngo/netlist.lst
ley/counter/cnt/_xmsgs/bitgen.xmsgs
ley/counter/cnt/_xmsgs/map.xmsgs
ley/counter/cnt/_xmsgs/ngdbuild.xmsgs
ley/counter/cnt/_xmsgs/par.xmsgs
ley/counter/cnt/_xmsgs/trce.xmsgs
ley/counter/cnt/_xmsgs/xst.xmsgs
ley/counter/cnt.rar
ley/counter/counter.v
ley/counter/counter_0to9999.v
ley/counter/counter_0to9999.v.bak
ley/counter/modelsim.ini
ley/counter/sevenseg_display.v
ley/counter/sevenseg_display.v.bak
ley/counter/seven_ctrl.v
ley/counter/seven_ctrl.v.bak
ley/counter/test.v
ley/counter/test.v.bak
ley/counter/transcript
ley/counter/vsim.wlf
ley/counter/work/clk_divider/_primary.dat
ley/counter/work/clk_divider/_primary.dbs
ley/counter/work/clk_divider/_primary.vhd
ley/counter/work/counter/_primary.dat
ley/counter/work/counter/_primary.dbs
ley/counter/work/counter/_primary.vhd
ley/counter/work/counter_0to9999/_primary.dat
ley/counter/work/counter_0to9999/_primary.dbs
ley/counter/work/counter_0to9999/_primary.vhd
ley/counter/work/sevenseg_display/_primary.dat
ley/counter/work/sevenseg_display/_primary.dbs
ley/counter/work/sevenseg_display/_primary.vhd
ley/counter/work/seven_ctrl/_primary.dat
ley/counter/work/seven_ctrl/_primary.dbs
ley/counter/work/seven_ctrl/_primary.vhd
ley/counter/work/test/_primary.dat
ley/counter/work/test/_primary.dbs
ley/counter/work/test/_primary.vhd
ley/counter/work/_info
ley/counter.v
ley/risc/RISC_SPM.v
ley/risc/test_RISC_SPM.v
ley/risc/test_RISC_SPM.v.bak
ley/risc/transcript
ley/risc/vsim.wlf
ley/risc/work/@address_@register/verilog.asm
ley/risc/work/@address_@register/_primary.dat
ley/risc/work/@address_@register/_primary.dbs
ley/risc/work/@address_@register/_primary.vhd
ley/risc/work/@alu_@r@i@s@c/verilog.asm
ley/risc/work/@alu_@r@i@s@c/_primary.dat
ley/risc/work/@alu_@r@i@s@c/_primary.dbs
ley/risc/work/@alu_@r@i@s@c/_primary.vhd
ley/risc/work/@control_@unit/verilog.asm
ley/risc/work/@control_@unit/_primary.dat
ley/risc/work/@control_@unit/_primary.dbs
ley/risc/work/@control_@unit/_primary.vhd
ley/risc/work/@d_flop/verilog.asm
ley/risc/work/@d_flop/_primary.dat
ley/risc/work/@d_flop/_primary.dbs
ley/risc/work/@d_flop/_primary.vhd
ley/risc/work/@instruction_@register/verilog.asm
ley/risc/work/@instruction_@register/_primary.dat
ley/risc/work/@instruction_@register/_primary.dbs
ley/risc/work/@instruction_@register/_primary.vhd
ley/risc/work/@memory_@unit/verilog.asm
ley/risc/work/@memory_@unit/_primary.dat
ley/risc/work/@memory_@unit/_primary.dbs
ley/risc/work/@memory_@unit/_primary.vhd
ley/risc/work/@multiplexer_3ch/verilog.asm
ley/risc/work/@multiplexer_3ch/_primary.dat
ley/risc/work/@multiplexer_3ch/_primary.dbs
ley/risc/work/@multiplexer_3ch/_primary.vhd
ley/risc/work/@multiplexer_5ch/verilog.asm
ley/risc/work/@multiplexer_5ch/_primary.dat
ley/risc/work/@multiplexer_5ch/_primary.dbs
ley/risc/work/@multiplexer_5ch/_primary.vhd
ley/risc/work/@processing_@unit/verilog.asm
ley/risc/work/@processing_@unit/_primary.dat
ley/risc/work/@processing_@unit/_primary.dbs
ley/risc/work/@processing_@unit/_primary.vhd
ley/risc/work/@program_@counter/verilog.asm
l
ley/counter/clk_divider.v.bak
ley/counter/cnt/clk_divider.v
ley/counter/cnt/cnt.ipf
ley/counter/cnt/cnt.ipf_ISE_Backup
ley/counter/cnt/cnt.ise
ley/counter/cnt/cnt.ise_ISE_Backup
ley/counter/cnt/cnt.ntrc_log
ley/counter/cnt/cnt.restore
ley/counter/cnt/cntprom.mcs
ley/counter/cnt/cntprom.prm
ley/counter/cnt/cntprom.sig
ley/counter/cnt/cnt_ise9migration.zip
ley/counter/cnt/counter.bgn
ley/counter/cnt/counter.bit
ley/counter/cnt/counter.bld
ley/counter/cnt/counter.cmd_log
ley/counter/cnt/counter.drc
ley/counter/cnt/counter.lso
ley/counter/cnt/counter.ncd
ley/counter/cnt/counter.ngc
ley/counter/cnt/counter.ngd
ley/counter/cnt/counter.ngr
ley/counter/cnt/counter.pad
ley/counter/cnt/counter.par
ley/counter/cnt/counter.pcf
ley/counter/cnt/counter.prj
ley/counter/cnt/counter.stx
ley/counter/cnt/counter.syr
ley/counter/cnt/counter.tdr
ley/counter/cnt/counter.twr
ley/counter/cnt/counter.twx
ley/counter/cnt/counter.ucf
ley/counter/cnt/counter.unroutes
ley/counter/cnt/counter.ut
ley/counter/cnt/counter.v
ley/counter/cnt/counter.xpi
ley/counter/cnt/counter.xst
ley/counter/cnt/counter_0to9999.v
ley/counter/cnt/counter_guide.ncd
ley/counter/cnt/counter_last_par.ncd
ley/counter/cnt/counter_map.map
ley/counter/cnt/counter_map.mrp
ley/counter/cnt/counter_map.ncd
ley/counter/cnt/counter_map.ngm
ley/counter/cnt/counter_pad.csv
ley/counter/cnt/counter_pad.txt
ley/counter/cnt/counter_prev_built.ngd
ley/counter/cnt/counter_summary.html
ley/counter/cnt/counter_summary.xml
ley/counter/cnt/counter_usage.xml
ley/counter/cnt/counter_vhdl.prj
ley/counter/cnt/device_usage_statistics.html
ley/counter/cnt/sevenseg_display.v
ley/counter/cnt/seven_ctrl.v
ley/counter/cnt/xst/dump.xst/counter.prj/ntrc.scr
ley/counter/cnt/xst/work/hdllib.ref
ley/counter/cnt/xst/work/vlg10/counter.bin
ley/counter/cnt/xst/work/vlg32/counter__0to9999.bin
ley/counter/cnt/xst/work/vlg69/sevenseg__display.bin
ley/counter/cnt/xst/work/vlg70/clk__divider.bin
ley/counter/cnt/xst/work/vlg75/seven__ctrl.bin
ley/counter/cnt/_impact.cmd
ley/counter/cnt/_impact.log
ley/counter/cnt/_ngo/netlist.lst
ley/counter/cnt/_xmsgs/bitgen.xmsgs
ley/counter/cnt/_xmsgs/map.xmsgs
ley/counter/cnt/_xmsgs/ngdbuild.xmsgs
ley/counter/cnt/_xmsgs/par.xmsgs
ley/counter/cnt/_xmsgs/trce.xmsgs
ley/counter/cnt/_xmsgs/xst.xmsgs
ley/counter/cnt.rar
ley/counter/counter.v
ley/counter/counter_0to9999.v
ley/counter/counter_0to9999.v.bak
ley/counter/modelsim.ini
ley/counter/sevenseg_display.v
ley/counter/sevenseg_display.v.bak
ley/counter/seven_ctrl.v
ley/counter/seven_ctrl.v.bak
ley/counter/test.v
ley/counter/test.v.bak
ley/counter/transcript
ley/counter/vsim.wlf
ley/counter/work/clk_divider/_primary.dat
ley/counter/work/clk_divider/_primary.dbs
ley/counter/work/clk_divider/_primary.vhd
ley/counter/work/counter/_primary.dat
ley/counter/work/counter/_primary.dbs
ley/counter/work/counter/_primary.vhd
ley/counter/work/counter_0to9999/_primary.dat
ley/counter/work/counter_0to9999/_primary.dbs
ley/counter/work/counter_0to9999/_primary.vhd
ley/counter/work/sevenseg_display/_primary.dat
ley/counter/work/sevenseg_display/_primary.dbs
ley/counter/work/sevenseg_display/_primary.vhd
ley/counter/work/seven_ctrl/_primary.dat
ley/counter/work/seven_ctrl/_primary.dbs
ley/counter/work/seven_ctrl/_primary.vhd
ley/counter/work/test/_primary.dat
ley/counter/work/test/_primary.dbs
ley/counter/work/test/_primary.vhd
ley/counter/work/_info
ley/counter.v
ley/risc/RISC_SPM.v
ley/risc/test_RISC_SPM.v
ley/risc/test_RISC_SPM.v.bak
ley/risc/transcript
ley/risc/vsim.wlf
ley/risc/work/@address_@register/verilog.asm
ley/risc/work/@address_@register/_primary.dat
ley/risc/work/@address_@register/_primary.dbs
ley/risc/work/@address_@register/_primary.vhd
ley/risc/work/@alu_@r@i@s@c/verilog.asm
ley/risc/work/@alu_@r@i@s@c/_primary.dat
ley/risc/work/@alu_@r@i@s@c/_primary.dbs
ley/risc/work/@alu_@r@i@s@c/_primary.vhd
ley/risc/work/@control_@unit/verilog.asm
ley/risc/work/@control_@unit/_primary.dat
ley/risc/work/@control_@unit/_primary.dbs
ley/risc/work/@control_@unit/_primary.vhd
ley/risc/work/@d_flop/verilog.asm
ley/risc/work/@d_flop/_primary.dat
ley/risc/work/@d_flop/_primary.dbs
ley/risc/work/@d_flop/_primary.vhd
ley/risc/work/@instruction_@register/verilog.asm
ley/risc/work/@instruction_@register/_primary.dat
ley/risc/work/@instruction_@register/_primary.dbs
ley/risc/work/@instruction_@register/_primary.vhd
ley/risc/work/@memory_@unit/verilog.asm
ley/risc/work/@memory_@unit/_primary.dat
ley/risc/work/@memory_@unit/_primary.dbs
ley/risc/work/@memory_@unit/_primary.vhd
ley/risc/work/@multiplexer_3ch/verilog.asm
ley/risc/work/@multiplexer_3ch/_primary.dat
ley/risc/work/@multiplexer_3ch/_primary.dbs
ley/risc/work/@multiplexer_3ch/_primary.vhd
ley/risc/work/@multiplexer_5ch/verilog.asm
ley/risc/work/@multiplexer_5ch/_primary.dat
ley/risc/work/@multiplexer_5ch/_primary.dbs
ley/risc/work/@multiplexer_5ch/_primary.vhd
ley/risc/work/@processing_@unit/verilog.asm
ley/risc/work/@processing_@unit/_primary.dat
ley/risc/work/@processing_@unit/_primary.dbs
ley/risc/work/@processing_@unit/_primary.vhd
ley/risc/work/@program_@counter/verilog.asm
l
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.