文件名称:UARTverilog
介绍说明--下载内容来自于网络,使用问题请自行百度
用verilog语言实现的UART内核,可以直接拿来用。-it is writen by verilog,it is uart,it can use directly
(系统自动生成,下载前可以参看下载内容)
下载文件列表
UARTverilog/Doc/sscom.ini
UARTverilog/Doc/sscom32.exe
UARTverilog/Doc/UART控制器设计说明.doc
UARTverilog/Doc/xapp341.pdf
UARTverilog/func_sim/rcvr.v
UARTverilog/func_sim/transcript
UARTverilog/func_sim/txmit.v
UARTverilog/func_sim/txmit_tf.do
UARTverilog/func_sim/uart.cr.mti
UARTverilog/func_sim/uart.mpf
UARTverilog/func_sim/uart.v
UARTverilog/func_sim/uart_if.v
UARTverilog/func_sim/uart_tb.do
UARTverilog/func_sim/uart_tb.v
UARTverilog/func_sim/uart_tb_fixed.do
UARTverilog/func_sim/vish_stacktrace.vstf
UARTverilog/func_sim/vsim.wlf
UARTverilog/func_sim/wave.do
UARTverilog/func_sim/work/@u@a@r@t_tb/verilog.asm
UARTverilog/func_sim/work/@u@a@r@t_tb/_primary.dat
UARTverilog/func_sim/work/@u@a@r@t_tb/_primary.vhd
UARTverilog/func_sim/work/rcvr/verilog.asm
UARTverilog/func_sim/work/rcvr/_primary.dat
UARTverilog/func_sim/work/rcvr/_primary.vhd
UARTverilog/func_sim/work/txmit/verilog.asm
UARTverilog/func_sim/work/txmit/_primary.dat
UARTverilog/func_sim/work/txmit/_primary.vhd
UARTverilog/func_sim/work/uart/verilog.asm
UARTverilog/func_sim/work/uart/_primary.dat
UARTverilog/func_sim/work/uart/_primary.vhd
UARTverilog/func_sim/work/uart_if/verilog.asm
UARTverilog/func_sim/work/uart_if/_primary.dat
UARTverilog/func_sim/work/uart_if/_primary.vhd
UARTverilog/func_sim/work/_info
UARTverilog/physical/altclklock0.bsf
UARTverilog/physical/altclklock0.v
UARTverilog/physical/altclklock0_bb.v
UARTverilog/physical/async_transmitter.bsf
UARTverilog/physical/cmp_state.ini
UARTverilog/physical/db/altsyncram_8tj.tdf
UARTverilog/physical/db/altsyncram_9un.tdf
UARTverilog/physical/db/altsyncram_g5q.tdf
UARTverilog/physical/db/altsyncram_s931.tdf
UARTverilog/physical/db/cntr_cs6.tdf
UARTverilog/physical/db/cntr_gs6.tdf
UARTverilog/physical/db/cntr_ub7.tdf
UARTverilog/physical/db/cntr_vt6.tdf
UARTverilog/physical/db/prev_cmp_uart_if.asm.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.eda.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.fit.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.map.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.tan.qmsg
UARTverilog/physical/db/prev_cmp_vga.map.qmsg
UARTverilog/physical/db/prev_cmp_vga.qmsg
UARTverilog/physical/db/uart_if(0).cnf.cdb
UARTverilog/physical/db/uart_if(0).cnf.hdb
UARTverilog/physical/db/uart_if(1).cnf.cdb
UARTverilog/physical/db/uart_if(1).cnf.hdb
UARTverilog/physical/db/uart_if(10).cnf.cdb
UARTverilog/physical/db/uart_if(10).cnf.hdb
UARTverilog/physical/db/uart_if(11).cnf.cdb
UARTverilog/physical/db/uart_if(11).cnf.hdb
UARTverilog/physical/db/uart_if(12).cnf.cdb
UARTverilog/physical/db/uart_if(12).cnf.hdb
UARTverilog/physical/db/uart_if(13).cnf.cdb
UARTverilog/physical/db/uart_if(13).cnf.hdb
UARTverilog/physical/db/uart_if(14).cnf.cdb
UARTverilog/physical/db/uart_if(14).cnf.hdb
UARTverilog/physical/db/uart_if(15).cnf.cdb
UARTverilog/physical/db/uart_if(15).cnf.hdb
UARTverilog/physical/db/uart_if(16).cnf.cdb
UARTverilog/physical/db/uart_if(16).cnf.hdb
UARTverilog/physical/db/uart_if(17).cnf.cdb
UARTverilog/physical/db/uart_if(17).cnf.hdb
UARTverilog/physical/db/uart_if(18).cnf.cdb
UARTverilog/physical/db/uart_if(18).cnf.hdb
UARTverilog/physical/db/uart_if(19).cnf.cdb
UARTverilog/physical/db/uart_if(19).cnf.hdb
UARTverilog/physical/db/uart_if(2).cnf.cdb
UARTverilog/physical/db/uart_if(2).cnf.hdb
UARTverilog/physical/db/uart_if(20).cnf.cdb
UARTverilog/physical/db/uart_if(20).cnf.hdb
UARTverilog/physical/db/uart_if(21).cnf.cdb
UARTverilog/physical/db/uart_if(21).cnf.hdb
UARTverilog/physical/db/uart_if(22).cnf.cdb
UARTverilog/physical/db/uart_if(22).cnf.hdb
UARTverilog/physical/db/uart_if(23).cnf.cdb
UARTverilog/physical/db/uart_if(23).cnf.hdb
UARTverilog/physical/db/uart_if(24).cnf.cdb
UARTverilog/physical/db/uart_if(24).cnf.hdb
UARTverilog/physical/db/uart_if(25).cnf.cdb
UARTverilog/physical/db/uart_if(25).cnf.hdb
UARTverilog/physical/db/uart_if(26).cnf.cdb
UARTverilog/physical/db/uart_if(26).cnf.hdb
UARTverilog/physical/db/uart_if(27).cnf.cdb
UARTverilog/physical/db/uart_if(27).cnf.hdb
UARTverilog/physical/db/uart_if(3).cnf.cdb
UARTverilog/physical/db/uart_if(3).cnf.hdb
UARTverilog/physical/db/uart_if(4).cnf.cdb
UARTverilog/physical/db/uart_if(4).cnf.hdb
UARTverilog/physical/db/uart_if(5).cnf.cdb
UARTverilog/physical/db/uart_if(5).cnf.hdb
UARTverilog/physical/db/uart_if(6).cnf.cdb
UARTverilog/physical/db/uart_if(6).cnf.hdb
UARTverilog/physical/db/uart_if(7).cnf.cdb
UARTverilog/physical/db/uart_if(7).cnf.hdb
UARTverilog/physical/db/uart_if(8).cnf.cdb
UARTverilog/physical/db/uart_if(8).cnf.hdb
UARTverilog/physical/db/uart_if(9).cnf.cdb
UARTverilog/physical/db/uart_if(9).cnf.hdb
UARTverilog/physical/db/uart_if.(0).cnf.cdb
UARTverilog/physical/db/uart_if.(0).cnf.hdb
UARTverilog/physical/db/uart_if.(1).cnf.cdb
UARTverilog/physical/db/uart_if.(1).cnf.hdb
UARTverilog/physical/db/uart_if.(2).cnf.cdb
UARTverilog/physical/db/uart_if.(2).cnf.hdb
UARTverilog/physical/db/uart_if.(3).cnf.cdb
UARTverilog/physical/db/uart_if.(3).cnf.hdb
UARTverilog/physical/db/uart_if.(4).cnf.cdb
UARTverilog/physical/db/uart_if.(4).cnf.hdb
UARTverilog/physical/db/uart_if.(5).cnf.cdb
UARTverilog/physica
UARTverilog/Doc/sscom32.exe
UARTverilog/Doc/UART控制器设计说明.doc
UARTverilog/Doc/xapp341.pdf
UARTverilog/func_sim/rcvr.v
UARTverilog/func_sim/transcript
UARTverilog/func_sim/txmit.v
UARTverilog/func_sim/txmit_tf.do
UARTverilog/func_sim/uart.cr.mti
UARTverilog/func_sim/uart.mpf
UARTverilog/func_sim/uart.v
UARTverilog/func_sim/uart_if.v
UARTverilog/func_sim/uart_tb.do
UARTverilog/func_sim/uart_tb.v
UARTverilog/func_sim/uart_tb_fixed.do
UARTverilog/func_sim/vish_stacktrace.vstf
UARTverilog/func_sim/vsim.wlf
UARTverilog/func_sim/wave.do
UARTverilog/func_sim/work/@u@a@r@t_tb/verilog.asm
UARTverilog/func_sim/work/@u@a@r@t_tb/_primary.dat
UARTverilog/func_sim/work/@u@a@r@t_tb/_primary.vhd
UARTverilog/func_sim/work/rcvr/verilog.asm
UARTverilog/func_sim/work/rcvr/_primary.dat
UARTverilog/func_sim/work/rcvr/_primary.vhd
UARTverilog/func_sim/work/txmit/verilog.asm
UARTverilog/func_sim/work/txmit/_primary.dat
UARTverilog/func_sim/work/txmit/_primary.vhd
UARTverilog/func_sim/work/uart/verilog.asm
UARTverilog/func_sim/work/uart/_primary.dat
UARTverilog/func_sim/work/uart/_primary.vhd
UARTverilog/func_sim/work/uart_if/verilog.asm
UARTverilog/func_sim/work/uart_if/_primary.dat
UARTverilog/func_sim/work/uart_if/_primary.vhd
UARTverilog/func_sim/work/_info
UARTverilog/physical/altclklock0.bsf
UARTverilog/physical/altclklock0.v
UARTverilog/physical/altclklock0_bb.v
UARTverilog/physical/async_transmitter.bsf
UARTverilog/physical/cmp_state.ini
UARTverilog/physical/db/altsyncram_8tj.tdf
UARTverilog/physical/db/altsyncram_9un.tdf
UARTverilog/physical/db/altsyncram_g5q.tdf
UARTverilog/physical/db/altsyncram_s931.tdf
UARTverilog/physical/db/cntr_cs6.tdf
UARTverilog/physical/db/cntr_gs6.tdf
UARTverilog/physical/db/cntr_ub7.tdf
UARTverilog/physical/db/cntr_vt6.tdf
UARTverilog/physical/db/prev_cmp_uart_if.asm.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.eda.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.fit.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.map.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.qmsg
UARTverilog/physical/db/prev_cmp_uart_if.tan.qmsg
UARTverilog/physical/db/prev_cmp_vga.map.qmsg
UARTverilog/physical/db/prev_cmp_vga.qmsg
UARTverilog/physical/db/uart_if(0).cnf.cdb
UARTverilog/physical/db/uart_if(0).cnf.hdb
UARTverilog/physical/db/uart_if(1).cnf.cdb
UARTverilog/physical/db/uart_if(1).cnf.hdb
UARTverilog/physical/db/uart_if(10).cnf.cdb
UARTverilog/physical/db/uart_if(10).cnf.hdb
UARTverilog/physical/db/uart_if(11).cnf.cdb
UARTverilog/physical/db/uart_if(11).cnf.hdb
UARTverilog/physical/db/uart_if(12).cnf.cdb
UARTverilog/physical/db/uart_if(12).cnf.hdb
UARTverilog/physical/db/uart_if(13).cnf.cdb
UARTverilog/physical/db/uart_if(13).cnf.hdb
UARTverilog/physical/db/uart_if(14).cnf.cdb
UARTverilog/physical/db/uart_if(14).cnf.hdb
UARTverilog/physical/db/uart_if(15).cnf.cdb
UARTverilog/physical/db/uart_if(15).cnf.hdb
UARTverilog/physical/db/uart_if(16).cnf.cdb
UARTverilog/physical/db/uart_if(16).cnf.hdb
UARTverilog/physical/db/uart_if(17).cnf.cdb
UARTverilog/physical/db/uart_if(17).cnf.hdb
UARTverilog/physical/db/uart_if(18).cnf.cdb
UARTverilog/physical/db/uart_if(18).cnf.hdb
UARTverilog/physical/db/uart_if(19).cnf.cdb
UARTverilog/physical/db/uart_if(19).cnf.hdb
UARTverilog/physical/db/uart_if(2).cnf.cdb
UARTverilog/physical/db/uart_if(2).cnf.hdb
UARTverilog/physical/db/uart_if(20).cnf.cdb
UARTverilog/physical/db/uart_if(20).cnf.hdb
UARTverilog/physical/db/uart_if(21).cnf.cdb
UARTverilog/physical/db/uart_if(21).cnf.hdb
UARTverilog/physical/db/uart_if(22).cnf.cdb
UARTverilog/physical/db/uart_if(22).cnf.hdb
UARTverilog/physical/db/uart_if(23).cnf.cdb
UARTverilog/physical/db/uart_if(23).cnf.hdb
UARTverilog/physical/db/uart_if(24).cnf.cdb
UARTverilog/physical/db/uart_if(24).cnf.hdb
UARTverilog/physical/db/uart_if(25).cnf.cdb
UARTverilog/physical/db/uart_if(25).cnf.hdb
UARTverilog/physical/db/uart_if(26).cnf.cdb
UARTverilog/physical/db/uart_if(26).cnf.hdb
UARTverilog/physical/db/uart_if(27).cnf.cdb
UARTverilog/physical/db/uart_if(27).cnf.hdb
UARTverilog/physical/db/uart_if(3).cnf.cdb
UARTverilog/physical/db/uart_if(3).cnf.hdb
UARTverilog/physical/db/uart_if(4).cnf.cdb
UARTverilog/physical/db/uart_if(4).cnf.hdb
UARTverilog/physical/db/uart_if(5).cnf.cdb
UARTverilog/physical/db/uart_if(5).cnf.hdb
UARTverilog/physical/db/uart_if(6).cnf.cdb
UARTverilog/physical/db/uart_if(6).cnf.hdb
UARTverilog/physical/db/uart_if(7).cnf.cdb
UARTverilog/physical/db/uart_if(7).cnf.hdb
UARTverilog/physical/db/uart_if(8).cnf.cdb
UARTverilog/physical/db/uart_if(8).cnf.hdb
UARTverilog/physical/db/uart_if(9).cnf.cdb
UARTverilog/physical/db/uart_if(9).cnf.hdb
UARTverilog/physical/db/uart_if.(0).cnf.cdb
UARTverilog/physical/db/uart_if.(0).cnf.hdb
UARTverilog/physical/db/uart_if.(1).cnf.cdb
UARTverilog/physical/db/uart_if.(1).cnf.hdb
UARTverilog/physical/db/uart_if.(2).cnf.cdb
UARTverilog/physical/db/uart_if.(2).cnf.hdb
UARTverilog/physical/db/uart_if.(3).cnf.cdb
UARTverilog/physical/db/uart_if.(3).cnf.hdb
UARTverilog/physical/db/uart_if.(4).cnf.cdb
UARTverilog/physical/db/uart_if.(4).cnf.hdb
UARTverilog/physical/db/uart_if.(5).cnf.cdb
UARTverilog/physica
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.