文件名称:lab6
介绍说明--下载内容来自于网络,使用问题请自行百度
ENTITY uart IS
PORT ( SIGNAL clock,reset : IN STD_LOGIC
SIGNAL sdatain : IN STD_LOGIC
SIGNAL oready, sdataout : INOUT STD_LOGIC
SIGNAL iready : INOUT STD_LOGIC
SIGNAL charin : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL charout : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL write, read : INOUT STD_LOGIC
SIGNAL sdatain_out : OUT STD_LOGIC
SIGNAL sdataout_out : OUT STD_LOGIC
SIGNAL reset_out : OUT STD_LOGIC
SIGNAL sample_clock_out : OUT STD_LOGIC )
END uart
-ENTITY uart IS
PORT ( SIGNAL clock,reset : IN STD_LOGIC
SIGNAL sdatain : IN STD_LOGIC
SIGNAL oready, sdataout : INOUT STD_LOGIC
SIGNAL iready : INOUT STD_LOGIC
SIGNAL charin : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL charout : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL write, read : INOUT STD_LOGIC
SIGNAL sdatain_out : OUT STD_LOGIC
SIGNAL sdataout_out : OUT STD_LOGIC
SIGNAL reset_out : OUT STD_LOGIC
SIGNAL sample_clock_out : OUT STD_LOGIC )
END uart
PORT ( SIGNAL clock,reset : IN STD_LOGIC
SIGNAL sdatain : IN STD_LOGIC
SIGNAL oready, sdataout : INOUT STD_LOGIC
SIGNAL iready : INOUT STD_LOGIC
SIGNAL charin : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL charout : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL write, read : INOUT STD_LOGIC
SIGNAL sdatain_out : OUT STD_LOGIC
SIGNAL sdataout_out : OUT STD_LOGIC
SIGNAL reset_out : OUT STD_LOGIC
SIGNAL sample_clock_out : OUT STD_LOGIC )
END uart
-ENTITY uart IS
PORT ( SIGNAL clock,reset : IN STD_LOGIC
SIGNAL sdatain : IN STD_LOGIC
SIGNAL oready, sdataout : INOUT STD_LOGIC
SIGNAL iready : INOUT STD_LOGIC
SIGNAL charin : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL charout : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL write, read : INOUT STD_LOGIC
SIGNAL sdatain_out : OUT STD_LOGIC
SIGNAL sdataout_out : OUT STD_LOGIC
SIGNAL reset_out : OUT STD_LOGIC
SIGNAL sample_clock_out : OUT STD_LOGIC )
END uart
(系统自动生成,下载前可以参看下载内容)
下载文件列表
webct/Lab 6 Worksheet.pdf