文件名称:YIM
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:13.38kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
一、实验目的
掌握I/O地址译码电路的工作原理。
二、实验原理和内容
译码输出端Y0~Y7在实验台上“I/O地址当CPU执行I/O指令且地址在280H~2BFH范围内,译码器选中,必有一根译码线输出负脉冲。利用这个负脉冲控制L7闪烁发光(亮、灭、亮、灭、……),时间间隔通过软件延时实现。
三、编程提示
1、实验电路中D触发器CLK端输入脉冲时,上升沿使Q端输出高电平L7发光,CD端加低电平L7灭。-1, experiment aims to master I/O address decoding circuitry works. 2, experimental principle and content of the decoder outputs Y0 ~ Y7 in the experimental stage, " I/O address when the CPU implementation of the I/O instruction and the address is 280H ~ 2BFH within the decoder is selected, there must be a decoding line output negative pulse. take advantage of this negative impulse control L7 flashing LED (light, eliminate, brighter, silencers, ... ...), time interval delay achieved through software. 3, programming tips an experimental circuit D flip-flop CLK-ended input pulse when the rising edge so that Q-ended output high L7 LED, CD-side plus low L7 destroy.
掌握I/O地址译码电路的工作原理。
二、实验原理和内容
译码输出端Y0~Y7在实验台上“I/O地址当CPU执行I/O指令且地址在280H~2BFH范围内,译码器选中,必有一根译码线输出负脉冲。利用这个负脉冲控制L7闪烁发光(亮、灭、亮、灭、……),时间间隔通过软件延时实现。
三、编程提示
1、实验电路中D触发器CLK端输入脉冲时,上升沿使Q端输出高电平L7发光,CD端加低电平L7灭。-1, experiment aims to master I/O address decoding circuitry works. 2, experimental principle and content of the decoder outputs Y0 ~ Y7 in the experimental stage, " I/O address when the CPU implementation of the I/O instruction and the address is 280H ~ 2BFH within the decoder is selected, there must be a decoding line output negative pulse. take advantage of this negative impulse control L7 flashing LED (light, eliminate, brighter, silencers, ... ...), time interval delay achieved through software. 3, programming tips an experimental circuit D flip-flop CLK-ended input pulse when the rising edge so that Q-ended output high L7 LED, CD-side plus low L7 destroy.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
实验01_IO地址译码.txt
实验01_IO地址译码.ylt.gif
实验01_IO地址译码.ylt.gif
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.