yacc/
yacc/syn/
yacc/syn/xilinx/
yacc/syn/xilinx/ram1k3_flist.txt
yacc/syn/xilinx/ram32x32_xilinx.prj
yacc/syn/xilinx/shifter_xilinx.v
yacc/syn/xilinx/define.BAK
yacc/syn/xilinx/ram32x32.v
yacc/syn/xilinx/yacc_vhdl.prj
yacc/syn/xilinx/ram32x32.vhd
yacc/syn/xilinx/yacc.par_nlf
yacc/syn/xilinx/s3_vsmpl.lso
yacc/syn/xilinx/xilinx.ise_ISE_Backup
yacc/syn/xilinx/fifo.v
yacc/syn/xilinx/ram1k2.v
yacc/syn/xilinx/ram1k1.ngo
yacc/syn/xilinx/ram1k3.vho
yacc/syn/xilinx/mul_div.prj
yacc/syn/xilinx/fifo.vho
yacc/syn/xilinx/ram32x32.ngo
yacc/syn/xilinx/_cg_exc.out
yacc/syn/xilinx/mul_div_vhdl.prj
yacc/syn/xilinx/ram1k2.ngo
yacc/syn/xilinx/define.h
yacc/syn/xilinx/ram1k1.xco
yacc/syn/xilinx/alu_xilinx.v
yacc/syn/xilinx/ram1k0.xco
yacc/syn/xilinx/ram1k2_flist.txt
yacc/syn/xilinx/ram1k3.v
yacc/syn/xilinx/uart_write_cyclone.v
yacc/syn/xilinx/ram32x32.xco
yacc/syn/xilinx/fifo.ngo
yacc/syn/xilinx/ram1k0_readme.txt
yacc/syn/xilinx/yacc_test2.v
yacc/syn/xilinx/mul_div_module5.v
yacc/syn/xilinx/fifo_readme.txt
yacc/syn/xilinx/veritak.log
yacc/syn/xilinx/s3_vsmpl.v
yacc/syn/xilinx/ram1k2_readme.txt
yacc/syn/xilinx/yacc.versim_synth
yacc/syn/xilinx/ram1k1.v
yacc/syn/xilinx/mul_div.lso
yacc/syn/xilinx/fifo.asy
yacc/syn/xilinx/yacc.versim_par
yacc/syn/xilinx/ram1k3.asy
yacc/syn/xilinx/ram32x32.veo
yacc/syn/xilinx/yacc.versim_map
yacc/syn/xilinx/ram32x32.vho
yacc/syn/xilinx/ram32x32_xilinx.v
yacc/syn/xilinx/ram1k3_readme.txt
yacc/syn/xilinx/decoder.v
yacc/syn/xilinx/code1.coe
yacc/syn/xilinx/xilinx.dhp
yacc/syn/xilinx/pc_module.v
yacc/syn/xilinx/ram32x32_flist.txt
yacc/syn/xilinx/ram1k1.vhd
yacc/syn/xilinx/ram_module_altera.versim_map
yacc/syn/xilinx/pipelined_rfile.v
yacc/syn/xilinx/s3_vsmpl.par_nlf
yacc/syn/xilinx/fifo_flist.txt
yacc/syn/xilinx/s3_vsmpl_pad.txt
yacc/syn/xilinx/ram_module_altera_vhdl.prj
yacc/syn/xilinx/ram1k0.v
yacc/syn/xilinx/s3_vsmpl.ucf
yacc/syn/xilinx/ram1k1_flist.txt
yacc/syn/xilinx/ram1k1.mif
yacc/syn/xilinx/ram1k3.mif
yacc/syn/xilinx/yacc.prj
yacc/syn/xilinx/ram1k2.mif
yacc/syn/xilinx/ram1k1.veo
yacc/syn/xilinx/ram32x32_readme.txt
yacc/syn/xilinx/test_bench.v
yacc/syn/xilinx/ram1k3.xco
yacc/syn/xilinx/yacc.pad_txt
yacc/syn/xilinx/fifo.veo
yacc/syn/xilinx/yacc_pad.txt
yacc/syn/xilinx/s3_vsmpl_pad.csv
yacc/syn/xilinx/ram1k2.vho
yacc/syn/xilinx/ram1k1.asy
yacc/syn/xilinx/code3.coe
yacc/syn/xilinx/xilinx.ise
yacc/syn/xilinx/s3_vsmpl.versim_synth
yacc/syn/xilinx/code0.coe
yacc/syn/xilinx/s3_vsmpl.xpi
yacc/syn/xilinx/Gate_xilinx.vtakprj
yacc/syn/xilinx/ram1k0.veo
yacc/syn/xilinx/ram_module_altera.lso
yacc/syn/xilinx/ram1k2.xco
yacc/syn/xilinx/s3_vsmpl.drc
yacc/syn/xilinx/yacc.xpi
yacc/syn/xilinx/Project.dhp
yacc/syn/xilinx/shifter_debug.v
yacc/syn/xilinx/yacc.par
yacc/syn/xilinx/yacc_pad.csv
yacc/syn/xilinx/code2.coe
yacc/syn/xilinx/ram1k0.vho
yacc/syn/xilinx/s3_vsmpl.pad_txt
yacc/syn/xilinx/s3_vsmpl.prj
yacc/syn/xilinx/ram1k3.vhd
yacc/syn/xilinx/alu.v
yacc/syn/xilinx/ram1k0_flist.txt
yacc/syn/xilinx/CVS/
yacc/syn/xilinx/CVS/Repository
yacc/syn/xilinx/CVS/Entries
yacc/syn/xilinx/CVS/Root
yacc/syn/xilinx/ram1k0.vhd
yacc/syn/xilinx/s3_vsmpl.bgn
yacc/syn/xilinx/ram1k1_readme.txt
yacc/syn/xilinx/ram_module_altera.prj
yacc/syn/xilinx/_impact.cmd
yacc/syn/xilinx/ram1k1.vho
yacc/syn/xilinx/fifo.xco
yacc/syn/xilinx/uart_read.v
yacc/syn/xilinx/ram_module_altera.v
yacc/syn/xilinx/s3_vsmpl_vhdl.prj
yacc/syn/xilinx/ram1k0.ngo
yacc/syn/xilinx/ram1k3.ngo
yacc/syn/xilinx/s3_vsmpl.versim_par
yacc/syn/xilinx/ram1k2.asy
yacc/syn/xilinx/ram1k2.vhd
yacc/syn/xilinx/ram32x32_xilinx_vhdl.prj
yacc/syn/xilinx/ram1k3.veo
yacc/syn/xilinx/yacc.pad
yacc/syn/xilinx/yacc2.v
yacc/syn/xilinx/ram1k0.asy
yacc/syn/xilinx/ram32x32_xilinx.versim_map
yacc/syn/xilinx/ram1k0.mif
yacc/syn/xilinx/ram32x32.asy
yacc/syn/xilinx/ram1k2.veo
yacc/syn/xilinx/p_temp001.txt
yacc/syn/xilinx/shifter.v
yacc/syn/xilinx/fifo.vhd
yacc/syn/xilinx/s3_vsmpl.par
yacc/syn/xilinx/ram32x32_xilinx.lso
yacc/syn/xilinx/ram_module_test.v
yacc/syn/xilinx/yacc.lso
yacc/syn/xilinx/xilinx.ipf
yacc/syn/altra_stratix2/
yacc/syn/altra_stratix2/code2.hex
yacc/syn/altra_stratix2/define.BAK
yacc/syn/altra_stratix2/fifo512_cyclone_bb.v
yacc/syn/altra_stratix2/ram4096x8_2_bb.v
yacc/syn/altra_stratix2/code3.hex
yacc/syn/altra_stratix2/fifo512_cyclone.v
yacc/syn/altra_stratix2/ram4096x8_3.v
yacc/syn/altra_stratix2/yacc_test2_for_gate.v
yacc/syn/altra_stratix2/yacc.map.summary
yacc/syn/altra_stratix2/define.h
yacc/syn/altra_stratix2/yacc.eda.rpt
yacc/syn/altra_stratix2/ram_regfile32xx32.v
yacc/syn/altra_stratix2/yacc.tan.summary
yacc/syn/altra_stratix2/cmp_state.ini
yacc/syn/altra_stratix2/yacc.pin
yacc/syn/altra_stratix2/yacc.asm.rpt
yacc/syn/altra_stratix2/yacc.fit.summary
yacc/syn/altra_stratix2/code1.coe
yacc/syn/altra_stratix2/ram4092x8_0_bb.v
yacc/syn/altra_stratix2/yacc.done
yacc/syn/altra_stratix2/simulation/
yacc/syn/altra_stratix2/simulation/custom/
yacc/syn/altra_stratix2/simulation/custom/Gate_altera.vtakprj
yacc/syn/altra_stratix2/simulation/custom/veritak.log
yacc/syn/altra_stratix2/simulation/custom/CVS/
yacc/syn/altra_stratix2/simulation/custom/CVS/Repository
yacc/syn/altra_stratix2/simulation/custom