文件名称:Minirisc
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:85.04kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
微型RISC处理器ip核,可以直接使用,包含详细的结构和端口介绍-Ip mini RISC processor core, can be used directly, contains a detailed descr iption of the structure and the port
(系统自动生成,下载前可以参看下载内容)
下载文件列表
minirisc/minirisc/CVS/Entries
minirisc/minirisc/CVS/Repository
minirisc/minirisc/CVS/Root
minirisc/minirisc/CVS
minirisc/minirisc/README.txt
minirisc/minirisc/scode/CVS/Entries
minirisc/minirisc/scode/CVS/Repository
minirisc/minirisc/scode/CVS/Root
minirisc/minirisc/scode/CVS
minirisc/minirisc/scode/hex2v.c
minirisc/minirisc/scode/rf1.asm
minirisc/minirisc/scode/rf1.rom
minirisc/minirisc/scode/rf2.asm
minirisc/minirisc/scode/rf2.rom
minirisc/minirisc/scode/rf3.asm
minirisc/minirisc/scode/rf3.rom
minirisc/minirisc/scode/sanity1.asm
minirisc/minirisc/scode/sanity1.rom
minirisc/minirisc/scode/sanity2.asm
minirisc/minirisc/scode/sanity2.rom
minirisc/minirisc/scode/tmr_wdt.asm
minirisc/minirisc/scode/tmr_wdt.rom
minirisc/minirisc/scode
minirisc/minirisc/sim/CVS/Entries
minirisc/minirisc/sim/CVS/Repository
minirisc/minirisc/sim/CVS/Root
minirisc/minirisc/sim/CVS
minirisc/minirisc/sim/run
minirisc/minirisc/sim
minirisc/minirisc/verilog/core/alu.v
minirisc/minirisc/verilog/core/CVS/Entries
minirisc/minirisc/verilog/core/CVS/Repository
minirisc/minirisc/verilog/core/CVS/Root
minirisc/minirisc/verilog/core/CVS
minirisc/minirisc/verilog/core/presclr_wdt.v
minirisc/minirisc/verilog/core/primitives.v
minirisc/minirisc/verilog/core/primitives_xilinx.v
minirisc/minirisc/verilog/core/register_file.v
minirisc/minirisc/verilog/core/risc_core.v
minirisc/minirisc/verilog/core/risc_core_top.v
minirisc/minirisc/verilog/core
minirisc/minirisc/verilog/CVS/Entries
minirisc/minirisc/verilog/CVS/Repository
minirisc/minirisc/verilog/CVS/Root
minirisc/minirisc/verilog/CVS
minirisc/minirisc/verilog/testbench/CVS/Entries
minirisc/minirisc/verilog/testbench/CVS/Repository
minirisc/minirisc/verilog/testbench/CVS/Root
minirisc/minirisc/verilog/testbench/CVS
minirisc/minirisc/verilog/testbench/prog_mem.v
minirisc/minirisc/verilog/testbench/test.v
minirisc/minirisc/verilog/testbench
minirisc/minirisc/verilog
minirisc/minirisc/xilinx_primitives.zip
minirisc/minirisc
minirisc
minirisc/minirisc/CVS/Repository
minirisc/minirisc/CVS/Root
minirisc/minirisc/CVS
minirisc/minirisc/README.txt
minirisc/minirisc/scode/CVS/Entries
minirisc/minirisc/scode/CVS/Repository
minirisc/minirisc/scode/CVS/Root
minirisc/minirisc/scode/CVS
minirisc/minirisc/scode/hex2v.c
minirisc/minirisc/scode/rf1.asm
minirisc/minirisc/scode/rf1.rom
minirisc/minirisc/scode/rf2.asm
minirisc/minirisc/scode/rf2.rom
minirisc/minirisc/scode/rf3.asm
minirisc/minirisc/scode/rf3.rom
minirisc/minirisc/scode/sanity1.asm
minirisc/minirisc/scode/sanity1.rom
minirisc/minirisc/scode/sanity2.asm
minirisc/minirisc/scode/sanity2.rom
minirisc/minirisc/scode/tmr_wdt.asm
minirisc/minirisc/scode/tmr_wdt.rom
minirisc/minirisc/scode
minirisc/minirisc/sim/CVS/Entries
minirisc/minirisc/sim/CVS/Repository
minirisc/minirisc/sim/CVS/Root
minirisc/minirisc/sim/CVS
minirisc/minirisc/sim/run
minirisc/minirisc/sim
minirisc/minirisc/verilog/core/alu.v
minirisc/minirisc/verilog/core/CVS/Entries
minirisc/minirisc/verilog/core/CVS/Repository
minirisc/minirisc/verilog/core/CVS/Root
minirisc/minirisc/verilog/core/CVS
minirisc/minirisc/verilog/core/presclr_wdt.v
minirisc/minirisc/verilog/core/primitives.v
minirisc/minirisc/verilog/core/primitives_xilinx.v
minirisc/minirisc/verilog/core/register_file.v
minirisc/minirisc/verilog/core/risc_core.v
minirisc/minirisc/verilog/core/risc_core_top.v
minirisc/minirisc/verilog/core
minirisc/minirisc/verilog/CVS/Entries
minirisc/minirisc/verilog/CVS/Repository
minirisc/minirisc/verilog/CVS/Root
minirisc/minirisc/verilog/CVS
minirisc/minirisc/verilog/testbench/CVS/Entries
minirisc/minirisc/verilog/testbench/CVS/Repository
minirisc/minirisc/verilog/testbench/CVS/Root
minirisc/minirisc/verilog/testbench/CVS
minirisc/minirisc/verilog/testbench/prog_mem.v
minirisc/minirisc/verilog/testbench/test.v
minirisc/minirisc/verilog/testbench
minirisc/minirisc/verilog
minirisc/minirisc/xilinx_primitives.zip
minirisc/minirisc
minirisc
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.