搜索资源列表
saa7111_2
- 使用Altera芯片实现对4个SAA7111A视频A/D芯片的采集控制,将图像数据存入同步FIFO-AL422B-use Altera chip to 4 SAA7111A Video A / D chip to control the collection, image data are stored in synchronous FIFO - AL422B
simple_fifo
- verilog HDL原码 一种简单的同步FIFO原码,可以被综合-verilog HDL original code a simple synchronous FIFO original code, which can be integrated
documentsoffifo
- 介绍FIFO的文章,关于同步FIFO或者异步FIFO-FIFO introduced an article on synchronous or asynchronous FIFO FIFO
syn_fifo
- 同步FIFO的verilog编码 -synchronous FIFO verilog coding synchronous FIFO verilog Synchronous Code FI FOR the verilog coding synchronous FIFO verilog coding
FIFO_Syn
- 同步FIFO功能,verilog语言描述,通过了modelsim 6.0 仿真,Quartue综合
Syn_FIFO
- 一个可综合的同步FIFO的verilog源代码
s_fifo
- 一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard memory chip for storage.两种方式,包含testbench
sfifo
- 此文件为同步FIFO的实现源码,同步FIFO可用于硬件中两种总线或器件的缓冲,以保证功能的实现。
small_fifo
- 同步fifo设计,仿真已通过,用Verilog编写,代码短小,易懂-Synchronous fifo design, simulation has been adopted, written with Verilog, code short and easy to understand
uart_EP3C16_FIFO
- Verilog编写的串口RS232收发字符串程序,使用FIFO作为数据缓冲区,有效收发字符串长度为256字节,解决了利用串口调试工具与FPGA通讯只能收发单字节的问题.-Programs for uart/RS232, it can receive and transmit strings.
altera_fifo
- altera 公司的 FIFO 文档,这是设计同步或异步FIFO的重要文档-altera s FIFO document
ADS
- ads8365的高速采集程序,采样率100kbps,6通道同步采样,采用FIFO模式-ads8365 high-speed acquisition procedures, sampling rate of 100kbps, 6-Channel Simultaneous Sampling, using FIFO mode
vhdlfi
- fifo vhdl源码,高可靠性,带有格雷码同步,有需要可依进行参考!-fifo vhdl source, high reliability, with Gray-code synchronization, there is a need-based reference!
fifo
- 实现fifo的基本功能。使用Verilog能够实现的同步数据先入先出功能,简单易懂,并带有相应的测试文件-Fifo realize the basic functions. Be able to use the Verilog implementation of the synchronous data FIFO functions, easy to understand, with the corresponding test file
00837024
- 一个基于VHDL同步FIFO的设计思路的文章,以及一个编译完整的程序。-VHDL-based synchronous FIFO design ideas article, as well as a compiler procedures.
fifo
- 同步fifo,可以进行读写操作,使用rom ip核进行存储数据,可以作为参考。-Synchronous fifo, read and write operations can be performed using the rom ip core for storing data can be used as a reference.
fifo
- FIFO是通过时钟来确定是同步还是异步的,同步FIFO的读写操作是通用一个时钟来控制的。另一方面。两个不同频率或者不同香味的时钟来控制异步FIFO的读写操作。 异步FIFO 跨越时钟域的同步问题-FIFO is determined by the clock is synchronous or asynchronous, synchronous FIFO read and write operations are a common clock control. on the other ha
fifo
- 学习Clifford_E论文之后完成的异步FIFO,可以完成异步时钟下的数据同步(After learning Clifford_E paper, the asynchronous FIFO can be completed under asynchronous clock data synchronization)
异步FIFO
- 自己编写的同步和异步FIFO的verilog代码,验证过,有可靠性(Verilog code of my own synchronous and asynchronous FIFO, verified,and reliable.)
异步FIFO
- 纯Verilog实现的异步FIFO,分为读写控制模块,SRAM CORE,同步等几个模块,内含源文件和仿真文件(The asynchronous FIFO implemented by Verilog is divided into read-write control module, SRAM core module and synchronization module)