搜索资源列表
module_dem
- 用verilog编写的信号调制解调程序,包括ask,fsk,qpsk的fpga实现-Prepared using verilog signal modulation and demodulation process, including ask, fsk, qpsk of fpga implementation
sram_saa1117verilog
- 图像采集、存储控制verilog源代码,fpga控制SAA1117,采集数据存储到sram,仿真编译测试都能通过-Image acquisition, storage, control verilog source code, fpga control SAA1117, collecting data to sram, simulation tests can be compiled by
FPGA_Book_cd
- 《无线通信FPGA设计》包含的所有例子源码,包括matlab仿真和verilog源码,本书内容还是非常丰富的,涉及无线通信领域各个方面。不过对于一些比较新的技术,其FPGA实现部分过于简略,难以在工程中实用化。-" Wireless FPGA Design" contains all the examples source code, including the matlab simulation and verilog source code, the contents of
sdram_vhd_134
- This code is a SDRAM Controller IP Core for FPGA to interface with SDRAM Memory. This code is Verilog. This code is based Xilinx FPGA Playform.
DAC_TLV5616
- tlv5614的驱动程序,用verilog语言编写的,fpga芯片为altera公司的ep2c35。 调试成功放心使用-tlv5614 driver, using verilog language written in, fpga chips altera company ep2c35. Assured the success of the use of debugging
Fpgamemtest
- 这个是用vhdl语言描写的关于测试FPGA内存的代码。用reset复位,包括.vhdl .ucf .bit文件。我只上传了这3个最重要的。-test memory,including .vhdl .ucf and .bit file~
vgav2
- fpga vga 输出,60HZ 640*480 8位灰度图像 采用verilog语言编写-fpga 640*480 60HZ vga output,writed in verilog
uart
- fpga 串行口 接收和发送程序,采用verilong语言编写-fpga uart ,receive and send include writed by verilog language
c_xapp260
- xilinx应用指南xapp260的中文翻译版本。利用 Xilinx FPGA 和存储器接口生成器简化存储器接口。本白皮书讨论各种存储器接口控制器设计所面临的挑战和 Xilinx 的解决方案,同时也说明如何使用 Xilinx软件工具和经过硬件验证的参考设计来为您自己的应用(从低成本的 DDR SDRAM 应用到像 667 Mb/sDDR2 SDRAM 这样的更高性能接口)设计完整的存储器接口解决方案。-The use of Xilinx FPGA and Memory Interface Gen
median
- 中值滤波的实现,该代码使用的是verilog 语言 module median(clk,reset,load,din,mult,dout,over,a3,b3,c3,a2,b2,c2,a1,b1,c1)-Median filter implementation, the code using verilog language module median (clk, reset, load, din, mult, dout, over, a3, b3, c3, a2, b2, c2, a1,
FPGA2SRAM
- verilog code that can implemented on ACEX1k FPGA for a SRAM-verilog code that can implemented on ACEX1k FPGA for a SRAM
verilog_suanfa_xiaojie
- verilog算法设计以及FPGA设计的一些注意事项-verilog algorithm design and FPGA design matters needing attention
systemcaes_latest.tar
- 高级加密标准aes加密算法用fpga实现的Verilog源代码。-Advanced encryption standard aes encryption algorithm using fpga implementation Verilog source code.
usartverilogydm
- verilog hdl在FPGA设计中广泛应用,好的程序代码是学习verilog的好帮手-verilog hdl widely used in the FPGA design, a good code is a good helper to learn verilog
8051Verilog
- 利用FPGA可编程的特点,在内部编写了一个8051单片机软核。已通过调试。-The use of FPGA programmable features, in-house preparation of a 8051 soft-core. Passed debugging.
BALANCEBALL-Finale
- 重力感应小球游戏,基于FPGA平台,Verilog语言,VGA输出。-Gravity sensing ball game, based on FPGA platform, Verilog language, VGA output.
FPFA-DSP
- FPGA可以实现DSP算法,本材料提供了详细的实现方法,对原理与实现给出清晰的思路,是FPGA开发参考的好资料。-FPGA can implement DSP algorithms, this material provides a detailed implementation methods, theory and implementation gives a clear idea is a good reference information on FPGA development.
ADS7852
- FPGA采用VHDL语言驱动ADS7852的程序,-FPGA and ADS7852
hdb3
- 这是一个很全的HDB3译码的verilog程序,用于FPGA入门所用,verilog的入门很好的程序-This is a very wide of the HDB3 decoding verilog program for entry-FPGA used, verilog entry procedures for good
motorrun
- This code is used to drive a unipolar stepper motor using SPARTAN3E FPGA. and coding is done in verilog