当前位置:
首页
资源下载
![](/images/right.gif)
搜索资源 - Verilog Source code
搜索资源列表
-
0下载:
8051的Verilog源代码,包含说明文件,RTL文件,工程等-8051 Verilog source code, including documentation, RTL files, engineering, etc.
-
-
0下载:
轻松成为设计高手(Verilog)书籍的源代码-Easily become a master design (Verilog) source code books
-
-
2下载:
用Verilog Hdl语言实现的光伏系统最大功率跟踪的源代码,内包含程序解释说明。-Use Verilog Hdl language implementation of photovoltaic maximum power tracking system source code, contained within the program descr iption .
-
-
0下载:
异步fifo的详细原理分析说明及verilog源代码,经典推荐!-Detailed descr iption of the principles and analysis of asynchronous fifo verilog source code, the classic recommendation!
-
-
0下载:
cordic算法的基本原理的文档,verilog源代码,非常易于理解。-The basic principle of cordic algorithm documentation, verilog source code, very easy to understand.
-
-
1下载:
CF卡的经典整套资料,有芯片手册、接口说明、verilog源码、参考电路,很适合FPGA开发者研究CF卡-Classic set of data on the CF card with a chip manuals, interface descr iption, verilog source code, reference circuit, it is suitable for FPGA developers to study the CF card
-
-
0下载:
使用Verilog设计PCM30基群帧同步电路
电路功能说明:
1.输入码流DATA,速率为2.04Mb/S;每帧256bit,其中前8bit为帧同步码;偶数帧的帧同步码为10011011,奇数帧的帧同步码为110XXXXX(X为任意值)。
2.系统初始状态为失步态,失步信号FLOSS输出低电平,电路在输入码流里逐比特搜寻同步码,当搜寻到第一个偶帧同步码后,电路转为逐帧搜寻,当连续三帧均正确地搜寻到同步码后,系统状态转为同步态,失步信号输出高电平;否则电路重新进入逐比特搜寻状态。
-
-
0下载:
FPGA一些小工程的verilog源程序,对初学者还是比较有帮助的。-FPGA some small projects of the Verilog source code, for beginners or more help.
-
-
0下载:
经典rs232串口Verilog源代码,晶振可随意根据具体情况更改,代码风格非常清晰,明了!-Classic rs232 serial Verilog source code, the crystal can be altered depending on the circumstances, the code style is very clear, clear!
-
-
1下载:
包含多个verilog源码,主要是AD7606的官方驱动,备注详细,学习参考。-Comprising a plurality of verilog source code, mainly AD7606 official driver, detailed notes, study reference.
-
-
0下载:
MPPT Verilog source code for photovoltaic application
-
-
0下载:
针对显示器VGA接口通信FPGA的Verilog源代码,主要包括VGA行扫描和帧扫描模块-Verilog source code for communication VGA interface communication, including VGA line scan and frame scan module
-
-
0下载:
全数字锁相环的verilog源代码,包括鉴相器,K变摸可逆计数器,加减脉冲器和N分频器。已经仿真实现。(All digital phase-locked loop Verilog source code, including phase discriminator, K variable touch reversible counter, add and subtract pulse and N frequency divider. Have been implemented by simula
-
-
0下载:
文件详细讲述了使用XILINX产FPGA在ISE平台开发的方法,介绍了Modelsim,chipscope,textbench等仿真方法,并含大量实例以及源代码(File details on the use of XILINX produced FPGA in the ISE platform development methods, introduced the Modelsim, chipscope, textbench and other simulation methods, and
-
-
1下载:
数字信号处理的FPGA实现, 包括了FPGA基础知识,浮点运算,信号处理的FIR FFT等,附录包含源代码(Digital signal processing FPGA implementation, including the basic knowledge of FPGA, floating point operations, signal processing FIR, FFT, etc., the appendix contains the source code)
-
-
0下载:
一种arm7源码(verilog),arm7结构比较老了,不过用来初学还是不错的(A kind of ARM7 source code (Verilog))
-
-
0下载:
I2C配置接口,verilog源代码。。。。。。。。。。(The I2C configuration interface Verilog source code)
-
-
0下载:
2.6'TFT_LCD驱动源程序,可以在quartusII平台上直接运行(2.6'TFT_LCD driver source program, you can run directly on the quartus II platform)
-
-
2下载:
采用verilog语言基于查找表描述8b10b编码源代码(Using Verilog language to describe 8B10B encoding source code based on look-up table)
-
-
0下载:
基于can总线的,Verilog源代码分享,可以在Z7030芯片开发板进行演示。(Based on the CAN bus, Verilog source code sharing, can be demonstrated in the Z7030 chip development board.)
-
«
1
2
...
7
8
9
10
11
1213
14
15
16
17
...
50
»