当前位置：
首页 资源下载
搜索资源 - verification verilog
搜索资源列表
-
0下载：
Verilog HDL 语言具有下述描述能力：设计的行为特性、设计的数据流特性、设计的结构
组成以及包含响应监控和设计验证方面的时延和波形产生机制。所有这些都使用同一种建模
语言。此外， Verilog HDL语言提供了编程语言接口，通过该接口可以在模拟、验证期间从设
计外部访问设计，包括模拟的具体控制和运行。-Has the following descr iption of Verilog HDL language ability: the behavior of the des
-
-
0下载：
这个是12位的除法器，进过验证的，verilog程序，应用组合逻辑，欢迎下载-This is 12-bit divider, been to verification, verilog, application logic combinations are welcome to download
-
-
0下载：
The
elements come from the necessity of creating generic
modules, in the verification phase, for this widely used
protocol. These primitives are presented as a not
compiled library written in SystemC where interfaces
are the core of the lib
-
-
0下载：
verilog键盘扫描码完整程序，已在quartus ii软件上验证。-verilog keyboard scan code complete program has been in quartus ii software verification.
-
-
0下载：
verilog编程实现在lcd1602上显示字符，在学习板上验证-verilog programming shown on the lcd1602 character, learning board verification
-
-
0下载：
经典的system verilog 教程。英文原版。-system verilog english version ， very useful
-
-
0下载：
the guide refer to the verilog system to employee the coding in basic and large level
-
-
0下载：
System Verilog for Verification，第二版，Chris Spear著的，对System Verilog的仿真与验证描述的很详细-System Verilog for Verification，Second Edition
-
-
0下载：
本文简单介绍了逻辑验证的入门知识—如何编写TESTBENCH进行逻辑测试-This paper briefly introduces the logic verification started- how to write TESTBENCH logic test
-
-
0下载：
《设计与验证：VerilogHDL》的配套源代码，有丰富的例子，有利于初学者使用-Design and Verification: Verilog HDL "supporting source code, a wealth of examples, for beginners
-
-
0下载：
verilog数字系统设计-rtl综合测试平台与验证 书中源码-verilog Digital System Design-rtl test platform verification book source
-
-
0下载：
USB的verilog IP模块，经过DesignCompiler综合验证-USB-verilog IP module, comprehensive verification through DesignCompiler
-
-
0下载：
Written for both experienced and new users, this book gives you broad coverage of Verilog HDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspects. The informationpresented i
-
-
0下载：
reduced instruction set of computer in verilog
-
-
0下载：
xilinx ise 与modesim联合验证中值滤波 含verilog源程序和整个工程文件-the xilinx ise modesim median filter containing joint verification verilog source, and the entire project file
-
-
0下载：
书本Verilog设计与验证的书本源码，望能帮助到有需要的人！-Books books Verilog design and verification code, hope to help the people in need!
-
-
0下载：
The Verilog
¤
Hardware Descr iption Language (HDL) is defined in this standard. Verilog
HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because
it is both machine readable and human readable, it
-
-
1下载：
ISO14443 A PCD encoder for RFID chip design verification. Verilog code
-
-
0下载：
system Verilog for verification
-
-
0下载：
systemverilog 验证方法学，夏宇闻版(systemverilog verification methodology)
-
