搜索资源列表
RANGEN
- 2011年全国大学生电子设计竞赛E题“简易数字信号传输性能分析仪”fpga的控制代码,verilog编写;包括了M序列及同步时钟的提取等所有程序。-2011 National Undergraduate Electronic Design Contest E title "Simple digital signal transmission performance analyzer" fpga control code, verilog prepared including the M-seq
synchoronous_FIFO(jianban)
- 基于IPcore的同步FIFO的设计。采用Verilog代码书写。读写位宽均为8bit,深度为32.-IPcore synchronous FIFO-based design. Using Verilog code writing. Read and write bits wide are 8bit, depth is 32.
number_mod
- 以verilog设计最大为99数字在2个数码管资源上的显示,采取的方法是同步动态扫描。-Verilog design to a maximum of 99 digits displayed on two digital resources, the approach is synchronous dynamic scanning.
syn
- 载波同步的verilog代码,是新手学习同步的最佳选择,值得推荐。-Verilog code carrier synchronization, synchronization is the best choice for novices to learn, it is worth recommending.
code
- 基于Verilog HDL 1、div为分频模块,晶振50M,目的是得到1HZ 2、cnt为异步清零,同步加载,同步使能的十二进制计数器。-4-Bit Binary Up Counter with Asynchronous Clear, Synchronous Load, and Asynchronous En.
ssram_latest.tar
- SSRAM接口,就是同步静态随机存取存储器接口整个工程文件,包括从前端verilog设计到后端仿真的整个工程-SSRAM interface is synchronous static random access memory interface entire project, including the design from the front to the back verilog simulation of the entire project
counter
- 同步清零的可逆计数器,带时钟分频 Verilog HDL语言编写-Synchronous clear reversible counter with clock divider Verilog HDL language
asyn_fifo
- 本文同步FIFO为TPRAM(两端口RAM,一读一写)。有详细verilog 程序以及说明-FIFO divided by clock domain can be divided into synchronous and asynchronous FIFO FIFO, FIFO read and write only one clock synchronous, asynchronous FIFO read and write were a clock. FIFO divided by
shift-register-
- 含同步预置功能的右移移位寄存器设计Verilog设计-Verilog right shift
frame
- verilog编写的帧同步检测代码及仿真程序。帧信息序列用伪随机码表示,同步码为100110-frame synchronization detection code written in verilog and simulation procedures with frame information using a pseudo-random code sequence, and synchronization code 10011011
11
- 用verilog编写的带同步清0、同步置1 的D 触发器;带异步清0、异步 置1 的JK 触发器-Verilog prepared by the synchronous belt, synchronous D flip-flop 0 1 with Asynchronous Clear 0, asynchronous set D trigger 1 with Asynchronous Clear 0, asynchronous set JK trigger 1!!!!!!
led-and-digital-synchronous-beating
- verilog HDL语言程序,可以控制led和数码管同步跳动-verilog HDL language program, you can control led and digital synchronous beating
yuandaima
- 以GPS为时间基准,实现多传感器器数据同步采集,整合信息后发送 VERILOG语言编写 QUARTUS II环境-GPS-time basis, synchronized multi-sensor data acquisition, integration of information after sending VERILOG language environment QUARTUS II
Local_barker
- 巴克码发生器Verilog程序,用于数据传输的帧同步-Verilog program Barker code generator, a frame synchronization for data transmission
asyn_fifo
- verilog asyn_fifo,内含详细说明,同步FIFO为TPRAM-asyn_fifo include detailed instruction,Synchronous FIFO for TPRAM
syn_fifo
- Verilog,syn_fifo ,内含详细说明,同步FIFO为TPRAM-Verilog, syn_fifo, containing detailed instructions for synchronous FIFO TPRAM
double_closed_loop
- 本程序是基于zynq_7000的FPGA的一个同步电机控制的平台,verilog语言-based on zynq_7000 fpga-MOTOR CONTROL
vgatest
- VGA的verilog实现,适合初学者理解其行同步和场同步的基本原理-VGA' s verilog realization, suitable for beginners to understand the basic principles of its horizontal sync and vertical sync
sync_fifo
- 同步fifo实现代码,包括的参数:数据宽度、fifo深度、地址宽度;状态信息包括:full, empty。-verilog RTL code which implement a synchronous FIFO function with data width, fifo depth, address pointer width parameterized.
phase-locked-loop-implementation
- 在FM0数据解码时,利用锁相环生成数据同步时钟信号。文件为锁相环实现。Verilog HDL-When FM0 decoding data using the phase-locked loop generates the data synchronizing clock signal. File for phase-locked loop implementation.Verilog HDL