搜索资源列表
m_cycle_mips
- verilog设计的5状态多周期mips -multiple cycle mips CPU design of Verilog
verilog
- 运用Verilog语言,基于FPGA的key button等开关消抖,按键消抖电路设计。-The use of Verilog language, based on the FPGA key button, such as switching jitter, the key to eliminate jitter circuit design.
wiznet5500_Verilog
- 使用Xilinx Spartan-6 XC6SLX9的FPGA驱动Wiznet5500网卡芯片的Verilog设计,可以发送和接收,已经测试,无误。-Using the Xilinx Spartan-6 XC6SLX9 FPGA driver The Wiznet5500 network card chip Verilog design can be sent and received, has been tested, and is correct.
Verilog-trafficLights
- 使用格雷码和one-hot码设计的交通灯程序-Gray code using traffic lights and one-hot code design
Verilog-example
- Verilog的135个经典设计实例,非常的经典,对初学者很大帮助-Verilog 135 classic design examples, very classic, great help for beginners
FIFO_RAM
- 同步FIFO_RAM的设计及其testbench(8 bit SYN FIFO module fifo_v(clk,rst,wen,ren,full,empty,data,q);)
lms
- lms fpga 设计,verilog 语言编写(lms fpga designed with verilog)
bubblesort
- 根据ASMD图设计验证冒泡排序算法。给出设计程序及时序仿真结果,含纸质报告。(According to the ASMD diagram design, verify the bubble sorting algorithm. Give the design procedure and the simulation result in time, including paper report.)
Altera-LVDS_IP
- 自己总结的Altera_LVDS的IP核的设计及仿真分析,已在实际工程中应用到,并且带有源代码和仿真代码,总结的文档,非常有用。(My summary of the Altera_LVDS IP kernel design and simulation analysis, has been applied in practical engineering, and with source code and simulation code, summary of the document, ver
AD9777
- 基于FPGA平台设计的AD9777芯片的代码(AD9777 chip design based on FPGA platform code)
BCH_VLSI
- 使用HLS完成BCH编码的运算通路的设计,纯组合逻辑,对于65nm工艺可跑上1GHz。已经组合逻辑分为了多个部分,可在每一个部分之间插流水线。 附上可综合的纯RTL Code以及C++代码,以及Modelsim仿真。 可通过我的优化选项来学习如何优化HLS工具生产的代码。(BCH Encoder realized using HLS tool. Combinational logic.)
基于FPGA的串口通信系统
- 该设计是基于 FPGA 的串口通信系统模拟仿真,通过对 RS-232 串行总线 接口的设计,掌握发送与接收电路的基本思路,并进行串口通信。采用 Verilog HDL 语言对 UART 波特率产生模块、数据发送模块、接收模块进行硬件描述, 再将其整合为一个 RS-232 收发模块,最终在顶层模块中将两个 RS-232 模块例 化,实现两块 FPGA 芯片全双工通信的设计。(Design of serial communication system based on FPGA)
usb_veriloghdl
- USB是 FPGA设计,verilog语言实现(USB is FPGA design, Verilog language implementation)
Zet-1.3.1
- 在单片FPGA上实现九十年代初期PC,可安装Windows3.1及其他DOS系统。SOC中包含以80286(cpu),中断控制器,显示控制器(VGA),声音控制器,PS2(鼠标,键盘)等。是了解计算机历史变迁及学习SOC设计的重要资料!(ZET aims to implement an early 90`s PC on FPGA.Which include a 80286(cpu),interrupt controller,display card(VGA),sound card,PS2 int
CPU_Verilog
- 此代码完成了流水线CPU的设计。其中有ALU,控制模块,UART等verilog代码。(This code completes the design of pipelined CPU)
dds(1)
- 基于DDS的信号发生器设计。DDS,FPGA,Verilog。(Design of signal generator based on DDS.DDS,FPGA,Verilog.)
kcsj
- 利用Verilog层次化设计的多功能数字时钟,可以调时,设置闹钟,仿广播台整点报时(The use of Verilog hierarchical design of multi-functional digital clock, you can set the alarm clock, similar to the broadcast station, the whole point of time)
HEX2BCD
- 十六进制转BCD,包含设计文件和仿真文件,工程文件(Sixteen decimal to BCD, including design documents and simulation files, engineering documents)
day1
- 《四则运算小计算器设计过程实录》day1(verilog HDL code for day1,7 .rar documents in total.For more code u can put ur eye on my account.)
MCDF
- 设计一个多动能选择器,完整verilog代码(design a MCDF by Verilog Hdl)