搜索资源列表
Music_altera
- 采用Verilog HDL设计,在Altera EP1S10S780C6开发板上实现 选取6MHz为基准频率,演奏的是梁祝乐曲 - Uses Verilog the HDL design, development board realizes in Altera on the EP1S10S780C6 selects 6MHz is the datum frequency, the performance is Liang wishes the music
sdr sdram controller
- ALTERA sdram vhdl与verilog参考设计-Altera SDRAM VHDL and Verilog reference design
FPGApro
- VERILOG HDL 实际工控项目源码 开发工具 altera quartus2-verilog HDL actual industrial projects source development tools altera quartus2
NumClock
- 基于Altera公司系列FPGA(Cyclone EP1C3T144C8)、Verilog HDL、MAX7219数码管显示芯片、4X4矩阵键盘、TDA2822功放芯片及扬声器等实现了《电子线路设计• 测试• 实验》课程中多功能数字钟实验所要求的所有功能和其它一些扩展功能。包括:基本功能——以数字形式显示时、分、秒的时间,小时计数器为同步24进制,可手动校时、校分;扩展功能——仿广播电台正点报时,任意时刻闹钟(选做),自动报整点时数(选做);其它扩展功能——显示年月日(能处理
verilog
- 用Verilog实现的各种例程,在altera平台进行测试。(Use Verilog implementation of various routines, in altera platform for testing.)
I2Csalve.v
- Modified I2C salve design 1. Asynchronous design: ASIC or FPGA design option 2. 8 bits CSR RW interface: 0~15, address and control 3. PAD not included 4. Altera CPLD verified
spram
- verilog编写的spram,包含顶层模块,控制模块和spram本体,其中spram为Altera提供的ip核,已在quartus 16上运行通过(Verilog written in spram, including the top-level module, control module and spram ontology, where spram is the IP kernel provided by Altera, has been running on quartus 16)
4.3tftlcd
- 用altera公司平台写的4.3’TFT_LCD驱动程序文档,显示彩色条纹(Using the 4.3 'TFT_LCD driver document written by Altera company platform to display color stripes)
my_sdram_mdl
- 此功能为altera fpga 的sdram 控制器,串口接收与发送(This feature altera fpga sdram controller, serial port to receive and send)
Altera_lcd_color_bar_117
- altera公司飓风四代芯片,LCD屏幕彩条显示,有效实现行、场扫描。练习FPGA驱动VGA或LCD显示的入门程序(Altera hurricane four generation chip, LCD screen color display, the effective realization of line and field scanning.Practice FPGA to drive VGA or LCD display)
SHA256_SYSTEM
- 利用硬件(可编程逻辑器件FPGA)实现密码算法SHA256,在FPGA中嵌入软核NIOSii,在NIOSii上进行软件编程。 硬件EDA工具为ALTERA的Quartus ii,软件IDE为eclipse(嵌在Quartua中)。(The hardware (programmable logic device FPGA) is used to implement the cryptographic algorithm SHA256, and the soft core NIOSii is em
fft2_core
- 两点的fft实现及仿真 基于altera公司的cycloneⅣ(The FFT implementation and Simulation of two points are based on the cyclone IV of Altera company)
risc_spm_v14
- 使用Altera CycloneIV 用Verilog语言实现一个精简指令集cpu(Using Altera CycloneIV to implement a streamlined instruction set CPU in Verilog language)
altremote_update_cyclone5
- altera remote updata cyclone5 平台例程,无nios核版本(altera remote updata cyclone5 platform routine do not use nios)
iir_2n_ip_float_demo
- 使用altera提供的ip核,实现了浮点数运算的2阶iir滤波器,结果与matlab运算结果相同。(Using the IP core provided by Altera, the 2 order IIR filter of floating point operation is implemented, and the result is the same as that of MATLAB operation.)
数字滤波器的MATLAB与FPGA实现:Altera Verilog版
- 数字滤波器的MATLAB与FPGA实现:Altera Verilog版
锁相环技术原理及FPGA实现 Altera Verilog版
- 锁相环技术原理及FPGA实现 Altera Verilog版
1
- 数字通信同步技术的MATLAB与FPGA实现 Altera Verilog版.pdf(Synchronization technology of digital communication MATLAB FPGA Altera Verilog.pdf)
21
- 《数字滤波器的MATLAB与FPGA实现:Altera Verilog版》——杜勇前五章(Realization of digital filter with MATLAB and FPGA: Altera Verilog version)
22
- 《数字滤波器的MATLAB与FPGA实现:Altera Verilog版》——杜勇六到九章pdf(Realization of digital filter with MATLAB and FPGA: Altera Verilog version)