搜索资源列表
5956447divider
- 基于srt-2算法,利用verilog实现16位定点无符号数除法器(除数、被除数均由16位整数和16位小数组成,商由32位整数和16位小数构成,余数由32位小数组成)-Based on srt-2 algorithm, using verilog to achieve 16-bit fixed-point unsigned divider (divisor, dividend by 16-bit integer and 16-bit decimal form, business from the
Downloads
- clock divider in verilog for FPGA use
clk_divider
- Simple Clk Divider for FPGA design in Verilog -Simple Clk Divider for FPGA design in Verilog
clock_divider
- clock divider for fpga in verilog and vhdl it contains counter.vhd clock1.v clock_divider.doc-clock divider for fpga in verilog and vhdl it contains counter.vhd clock1.v clock_divider.doc
divider
- 介绍了verilog设计中一种分频器的写法,很通用实惠,方便移植-Introduced the verilog design the wording of a kind of divider, a very common benefit, to facilitate migration
divider
- 用VERILOG实现一个被除数为8位、除数为4位的高效除法器-With VERILOG implement a dividend for the 8-bit, 4-bit effective divisor divider
dividerverilogdesign
- verilog 分频器设计 偶数分频器和奇数分频器-divider verilog design even and odd divider divider
verilog
- Verilog HDL 1.红外线发射调制电路 2.分数分频 3.最大公约数和最小公倍数 4.秒表-1.infra transmission modulator 2.fractal frequency divider 3.maximal common divisor 4.timer
verilog
- 這是一個除法器演算法,是利用移位的方式進行除法運算-This is a divider algorithm is the use of division shift the way
div_frequency
- 任意分频器,用Verilog HDL实现,只需修改参数可以实现奇数、偶数分频,FPGA应用必备资料。-Any divider, using Verilog HDL to achieve, simply modify the parameters can be achieved odd, even frequency, FPGA applications necessary information.
20frequency-divider
- 20分频器的实现,利用Verilog语言-realize 20 frequence device by Verilog
5-verilog-programs
- the file contains 5 verilog source codes 1. varying pulses 2. DRAM 3. FIFO 4. UART 5. 16 bit divider
verilog-code
- 都是verilog代码:多路选择器代码,储存器代码,时钟分频器代码,串并转换电路代码,香农扩展运算代码,ram代码。-MUX code and REGISTER code clock divider code string conversion circuit code, Shannon extended op code, the ram code.
divider
- verilog很省资源的除法器,(用减法,需要时钟)验证通过-Province resources division, verified by
Simplified-2-frequency-divider
- 用verilog语言编写的两个2分频小程序,通过了验证。-Two small written in Verilog language frequency divider applet, passes validation.
divider-code
- 本文档为FPGA的开发程序,用verilog语言实现了出发操作,欢迎参考。-This document is a the FPGA development program, verilog language starting operation, welcomed the reference.
divider
- VERILOG编写的24位除法器代码核,是FPGA或者ASIC设计中的一核心计算模块。-VERILOG written 24 divider code nuclear FPGA or ASIC design in a core module.
divider
- verilog 实现的除法运算器,可以进行修改。实现更多位宽的数据。-verilog implementation of division operation can be modified. Achieve more wide data.
Three-divider
- 用verilog硬件描述语言实现的三分频器-Three divider
divider
- Verilog语言编写分频器,用于数字竞赛式抢答器的设计模块之一-The Verilog language divider for digital contest Responder design module one