搜索资源列表
da_80m_10m
- AD9747测试Verilog测试程序,FPGA为xilinx的SP6-the test program of AD9747,FPGA IS SP6
Xilinx_DDR2_IP_TEST
- 本文档对Xilinx 公司FPGA开发环境中ISE中如何调用DDR2 IP进行了详细的说明。直接例化IPCORE,采用无TESTBENCH,无PLL的方式.-This document FPGA from Xilinx ISE development environment how to call DDR2 IP for a detailed descr iption. Direct instantiation IPCORE, no-TESTBENCH, no PLL ways.
Xilinx_DDR
- 本文档对ISE开发环境利用MIG调用DDR2 IP CORE进行了进行了详细的介绍,对初学者很有帮助。其中FPGA芯片为Xilinx公司SP6 FPGA, DDR2 内存为Micron 公司的一款 R2 MT47H128M8 芯片。-This document calls ISE development environment using MIG DDR2 IP CORE conducted a detailed descr iption, very helpful for beginners.
s6all
- spartan6 系列FPGA PIN文件 xilinx不提供现成的库 用于生成器件原理图库-spartan6 series FPGA PIN file xilinx does not provide ready-made libraries for generating devices Principle Gallery
inc_pid
- 基于FPGA的增量式PID设计方法,Matlab、Simulink, Xilinx Block set-Incremental PID FPGA-based design methodology
example_design
- 基于Xilinx最新的Virtex-7的存储器IP核的使用,verilog语言编写的所有源码。-Based on Xilinx latest Virtex-7 FPGA,all of the MIG IP code sources by Verilog language.
impo_these_FPGA_SAPTONO_DEBYO_00_00
- this document is a thesis discuss about fpga implementation of signal processing system on targets such as altera and xilinx
AD5300
- FPGA外部AD部分代码,FPGA芯片采用xilinx sptan3e 可以实现AD的采集-The FPGA external AD code, the FPGA chip using xilinx sptan3e can realize the collection of the AD
PS2
- FPGA外部PS2j键盘部分代码,FPGA芯片采用xilinx sptan3e 可以实现键盘与串口的通信-The FPGA external PS2j keyboard part of the code, the FPGA chip using xilinx sptan3e can realize the keyboard and a serial port communication
Rxd-new
- FPGA串口部分发送部分代码,FPGA芯片采用xilinx sptan3e 可以实现FPGA与电脑的通信-FPGA serial sections to send code, the FPGA chip using xilinx sptan3e can implement on FPGA and computer communications
SPI
- FPGA SPI部分代码,FPGA芯片采用xilinx sptan3e 可以实现FPGA的SPI的通信,用来控制外部74hc595-FPGA SPI part of the code, the FPGA chip using xilinx sptan3e can realize SPI communication, FPGA is used to control the external 74hc595 are needed
TXd_FIFO
- 用FPGA 串口通信发送部分代码,FPGA芯片采用xilinx sptan3e 可以实现FPGA向通过max232电脑发送数据-The FPGA to send part of the code, serial communication, the FPGA chip using xilinx sptan3e can implement on FPGA send through max232 computer data
key
- 实现FPGA 按键控制部分代码,FPGA芯片采用xilinx sptan3e 可以实现按下按键后FPGA通过max232给电脑发送数据-Achieve FPGA button control part of the code, the FPGA chip using xilinx sptan3e can realize after press the button the FPGA through max232 send data to a computer
BH_Shi_jizhi_Out
- FPGA开发 VHDL语言 常用进制转换 基于Xilinx开发平台 ISE软件-VHDL language commonly used FPGA development hexadecimal conversion based on Xilinx ISE software development platform
decoder
- decoder for FPGA with Xilinx
fifo_1
- 本程序是基于Xilinx的FPGA简单代码编写,对fifo的ip核进行简单的配置,并通过仿真代码进行仿真观察fifo的特性,适用于FPGA初学者。-This procedure is based on Xilinx' s FPGA simple code written for the ip nuclear fifo simple configuration, and Simulation observed through simulation code fifo for FPGA beg
DDS
- 附件包括1.基于FPGA实现DDS正弦波产生2.对应程设计说明一份3.重要说明一份。使用的软件平台为ISE13.3,硬件平台为Xilinx公司的V4板子。-DDS generator
FPGAUART
- FPGA的串口通信程序,平台为XILINX的SPANTAN-6,压缩包中有具体的说明文档。-The serial communication of FPGA program and Platform for XILINX SPANTAN-6, compressed package with specific documentation.
2_01_adder4
- xilinx 代码,开发xinlinx FPGA的例程。对学习有帮助。-xilinx demo code
xappZYNQ
- FPGA实现网络编程,源自赛灵思,很实用,对FPGA的网络学习与参考价值-fpga achieve network programming, xilinx, very practical, to learn to write with reference value FPGA network