搜索资源列表
resolutionquartusII
- 用verilog编写的分辨率提高的源代码 采用双线性插值-Written resolution with the verilog source code to improve the use of bilinear interpolation
video_stream_scaler
- Verilog HDL实现双线性插值视频实时缩放，源码及说明文档-Verilog HDL bilinear interpolation real-time zoom, video source and documentation