搜索资源列表
fm(912)
- 利用altera的FPGA，采用DDS原理实现FM调试，调试系数可改变，并通过DA变换输出，仿真以及下板测试成功-The use altera FPGA, using the DDS principle to achieve FM debugging, debugging coefficient can be changed through DA conversion output, simulation, and the lower plate test is successful
sss
- 使用Verilog语言编写源代码.调用一些基本的IP核，如DCM模块、DDS模块ChipScope模块、乘法器模块等来实现调制.最后通过编程并利用FPGA板子实现AM、DBS、SSB的调制。-Using Verilog language source code. Invoke some basic IP cores, such as DCM module, DDS module ChipScope modules, multiplier module to achieve modulation.
Codes-and-Reports
- Verilog Source code for arbitrary waveform generator- simple DDS algorithm codes run on Xilinx Spartan-3E fpga to show output on dac pin. Please see the included report. its really simple to implement. all source code is given.
DDS_TEST
- 基于FPGA的DDS的实现，源代码及PCB工程文件-Implementation of FPGA based on DDS, the source code and the PCB project file
DDS_Core_Norml_ADDA_C5H
- 基于FPGA的DDS内核的信号采集和输出，是基于ALTERA公司的CycloneⅡ的EP2C5芯片，是一个很好的参考示例。-DDS core FPGA-based signal acquisition and output is based on the company s CycloneⅡ of EP2C5 ALTERA chip, is a good reference example.
mydds
- 通过VHDL编程，在FPGA内实现DDS模块生成正弦波-Through VHDL programming, within the FPGA to realize DDS module to generate sine wave
QAM_verilog
- 基于FPGA的16QAM，用verilog编写，其中DDS为自己编写，含设计文件和testbench。已通过moldesim软件仿真。 -FPGA-based 16QAM, with verilog writing, including DDS for their preparation, including design files and testbench. Simulation software has been through moldesim.
2620990DDS
- 直接频率合成（DDS）、FPGA平台上任意波形发生器的设计-Direct frequency synthesis (DDS), the design of arbitrary waveform generator on FPGA platform
test
- 基于ALTERA fpga的DDS信号发生器程序，实现波形自动赋值和在1602上显示的功能-DDS signal generator program based on ALTERA fpga.It can generate waveform and assign its frequency automatically and displayed on 1602 screen.
cf_ad9129_ebz_edk_14_4_2013_03_12.tar
- FPGA+DDS+DAC,ADI参考设计-verification of AD9129-EVB based on FPGA
fpga_sin_fangbo_vga_sanjiaobo
- FPGA作为DDS，三角波，方波，正弦波，然后可以再VGA上显示 里面注释详细，已经仿真，验证，测试了-FPGA as DDS, triangle wave, square wave, sine wave, then you can then VGA detailed notes on the inside, has simulation, verification, testing shows
DDS_sinwave
- 基于FPGA对DDS芯片的仿真。能产生10M以上正弦波。并且波形不失真。-Simulation of DDS chip based on FPGA. Can produce more than 10M sine wave. And the waveform is not distorted.
saopin_saveV2
- 在FPGA中利用DDS的原理实现了扫频功能并使用高速的AD采集数据，同时完成了数字峰值检波，并配合高速DA实现数据的输出-Use DDS principle in the FPGA to achieve the sweep function and use of high-speed data acquisition AD, while the completion of the digital peak detection, and with high-speed data output DA
c5
- 加法器、乘法器、除法器、DDS函数信号发生器等FPGA实现-Some signal generator build by FPGA！
dds_clk
- VHDL代码实现FPGA中DDS功能，输出频率可调-VHDL code for the FPGA DDS function, the output frequency is adjustable
ZX_SOPC0
- 基于FPGA的DDS信号源设计 1.输出信号为正弦波、三角波及脉冲 2.信号幅度可调,范围：1V~5V 3.调幅步长：10mV 4.信号频率为低频：10HZ~1MHZ 5.频率调节步长10HZ~100HZ频段为1HZ,100HZ~1kHZ频段为10HZ,1KHZ~1MHZ频段为100HZ 6.频率调节方式通过键盘输入 7.运用LCD显示信号的类型、幅度、调频步长、调幅步长-DDS source FPGA-based design 1. The output sig
DDS_hzh
- 基于FPGA实现的DDS信号发生器，能产生正弦波、方波、锯齿波三种波形。-FPGA-based realization of DDS signal generator can produce sine, square, ramp three waveforms.
DDDDDDDDDSSS
- FPGA实现DDS正弦波、方波、三角波发生器Verilog程序（已验证）Quartus工程文件-FPGA realization DDS sine, square, triangle wave generator Verilog program (verified) Quartus Project Files
vftvdr
- 基于FPGA的DDS信号发生器设计，包含Quartus 的工程，打开即可使用，Verilog 语言编写！-The DDS signal generator based on FPGA design, including the Quartus project, open to use, Verilog language! 朗读 显示对应的拉丁字符的拼音 字典- 查看字典详细内容-FPGA design, including the Quartus project, open to use, Ve
27_dds_wave
- dds test,基于FPGA的dds测试，很好的学习资料，大家都来学一学-is very good