搜索资源列表
LCD
- 富士通单片机MB902420系列The internal LCD-cotroller will be initialised (1/2 bias, 1/2 duty). The internal Resistor devider is used. Some different methods are shown, how segments can be swicthed on/off.
devider
- a divider design based on verilog language
vhdl-devider
- 基于vhdl的分频器设计，分频器在数字系统设计中应用频繁-VHDL-based design of the divider, divider in the digital system design applications frequently
clk_div
- Clock devider in VHDL code
FPGA-DEVIDER
- 基于FPGA的小数分频器的实现 频率合成技术是现代通讯系统的重要组成部分,他将一个高稳定和高准确度的基准频率,经过四则运算,产生同样稳定度和基准度的频率。-FPGA-based implementation of the fractional divider frequency synthesis technology is an important component of modern communications systems, he has a high stability and
decoderMulTs
- its a perfect pipeline devider.-its a perfect pipeline devider.
devider
- It s a EDA devider,write with AHDL language.
debouncer_vhdl
- debouncer in vhdl with clock devider parameter and number of inputs
devider
- 分频器 可以实现1：3 1：1 的分频器 源代码-Divider can achieve 1:3 1:1 divider
Section2
- PSCAD Example Training lessons Voltage devider
Vdiv_1
- PSCAD Example Training lessons Voltage devider
divider fpga4student
- 46bit devider with verilog language