搜索资源列表
FIFO
- FIFO,先进先出缓冲器,verilog源代码,包括测试代码。-FIFO, FIFO buffer, verilog source code, including test code.
FIFO
- 关于异步FIFO的原码程序,采用格雷码改善了二进制码带来的不足- ON划词翻译ON实时翻译 On asynchronous FIFO the original code procedures, the use of gray code improves deficiency caused by binary code
New_UART_verilog
- 这个是最新的UART的verilog代码,里边含有和UART相关的所有function,比如状态机,接收发送FIFO等相关代码。-New UART verilog sample code,Include FIFO code state mashine code ,recevier/trasmiter code
fifo
- 同步fifo和异步fifo程序,含时钟同步。运用格雷码-Synchronous FIFO and asynchronous FIFO FIFO procedures, including clock synchronization. Application of gray code
SLAVE-FIFO-16BITS
- CY7C68013a的slavefifo的固件源代码,keil编写,以及使用FPGA向EP6端点写数据的verilog源代码,没有错误,可以编译成功!-CY7C68013a of slavefifo firmware source code, keil prepared using FPGA and write data to the endpoint EP6 verilog source code, no errors, you can compile successfully!
grey-code--FIFO-IP-core
- 基于格雷码的FIFO的IP核,调试可用于通信接口的队列传输。-Gray code based on FIFO IP core, debugging can be used for communication queue transmission interface.
code-of-OV7670PFIFOP3.0TFT
- OV7670+FIFO+3.0TFT的源码和详细描述-code and annotation of OV7670+FIFO+3.0TFT
fifo
- VHDL code for DATA PATH for performing A=A+3 and A=B+C TO DESIGN AND SIMULATE DATA PATH FOR PERFORMING A=A+3 AND A=B+C USING ONLY ONE ADDER.
fifo
- Generic c code for Fifo (first in first out), meant for embedded development. It can point to generic structures.-Generic c code for Fifo (first in first out), meant for embedded development. It can point to generic structures.
SLAVE-FIFO-16BITS
- EZUSB FX2 的 SLAVE FIFO例程,包含8051的Firmware以及FPGA的FIFO控制代码-EZUSB FX2 the SLAVE FIFO example, including 8051 MCU Firmware and FPGA FIFO control code
gpif_to_extfifo-fifo-rw
- USB GPIF 接口编程源码,经过验证-The source code for USB GPIF. It was verifed.
code
- 本源码是基于VHDL语言环境下的基础实验源码,共分七个部分。分别是:序列检测器、数字密码锁、四位有符号数除法、同步FIFO、DPLL的设计以及Cordic 算法实现。对于VHDL的初学者具有极大的参考价值。-The source is based on experimental basis source VHDL language environment, it is divided into seven sections. They are: the sequence detector, di
FIFO-verilog-CODE
- FIFO存储器的Verilog设计与实现-FIFO verilog CODE
fifo
- FIFO源码以及测试文件基于ISE14,Verilog语言编写,全部工程。-FIFO based on source code and test files ISE14, Verilog language, the whole works.
FIFO
- FIFO test code:FIFO read and write app. read FIFO and save in file, write file to FIFO.-FIFO test code:FIFO read and write app. read FIFO and save in file, write file to FIFO.
Syn_FIFO
- 异步FIFO verilog fifo代码-Asynchronous FIFO verilog fifo Code
FIFO
- vhdl code for FIFO implementation
CYUSB3014 Example Code
- Slave fifo 4 flags example
fifo
- 关于FIFO的verilog源代码,可以很快的对FIFO做简单的了解-Verilog on the FIFO source code, you can quickly do a simple understanding of FIFO
FIFO
- first input and first output vhdl code