搜索资源列表
-
0下载：
8位乘8位的流水线乘法器，采用Verilog hdl编写-8 x 8-bit pipelined multiplier, used to prepare Verilog hdl
-
-
1下载：
本文讨论的四种常用FPGA/CPLD 设计思想与技巧：乒乓操作、串并转换、流水线操作、数据接口同步化，都是FPGA/CPLD 逻辑设计的内在规律的体现，合理地采用这些设计思想能在FPGA/CPLD 设计工作种取得事半功倍的效果。-This article discusses the four commonly used FPGA/CPLD design ideas and techniques: ping-pong operation, strings, and conversion, pipe
-
-
0下载：
流水线乘法器的VHDL实现，希望对你会有用！-Pipelined multiplier in VHDL implementation, you will want to use!
-
-
0下载：
-
-
1下载：
用VERILOG HDL 语言实现一个4位的流水线乘法器-VERILOG HDL language with a 4-bit pipelined multiplier
-
-
0下载：
verilog实现的流水线8位乘法器，效率高，代码简洁经典-verilog implementation of pipelined 8-bit multiplier, efficient, simple and classic code
-
-
0下载：
设计一个16×16位的流水线乘法器。
乘法器部分采用16×16进位保留（Carry-save）阵列构成。
最后一行部分积产生单元要求采用超前进位构成。
-Design of a 16 x 16 pipelined multiplier.
Multiplier by 16 x 16 carry save array ( Carry-save ).
The last line of the partial product generation unit requires u
-
-
0下载：
verilog 写的工程，是个基于流水线的乘法器-verilog write the works, is based on a pipelined multiplier
-
-
0下载：
用verilog HDL语言实现一个4位的流水线乘法器-Achieve a 4-bit pipelined multiplier using Verilog HDL language
-
-
0下载：
实现4*4流水线乘法器的verilog源代码，在FPGA板上运行-4* 4 pipelined multiplier verilog source code, running on the FPGA board
-
-
0下载：
a pipelined 32-bit 2’s complement array multiplier that utilizes the modified Baugh-Wooley 2’s complement multiplication
-
-
0下载：
流水线高速并行乘法器，流水线设计，并行加法计算-High-speed parallel pipelined multiplier
-
-
0下载：
实现4位乘法器的流水线操作计算，便于理解流水线(The implementation of pipelined operation of 4 bit multiplier is convenient for understanding pipelining)
-
-
0下载：
采用加法树设计8位乘法器，具有流水线结构7阶FIR滤波器，输入序列信号字长4位表示，并且是无符号数。(An adder tree is used to design the 8 bit multiplier, which has a pipelined 7 order FIR filter. The input sequence signal is 4 bits, and it is an unsigned number.)
-
-
0下载：
调用寄存器LPM,流水线加法器LPM,流水线乘法器LPM等模块实现一个8位流水线乘法累加器。(Call a register LPM, pipelined adder LPM, pipeline multiplier LPM and other modules to achieve a 8 bit pipelined multiplication accumulator.)
-
