搜索资源列表
-
0下载：
八位的伪随机数产生的verilog文件linear-feedback-shift-register-eight pseudo-random number generator in Verilog document linear-feedback - shift-register
-
-
0下载：
opencore, random number generator, verilog
-
-
0下载：
写的一个用lcd1602的随机数发生器，用的语言为Verilog，工具是Quartus II软件。-Write a random number generator with lcd1602, the language used for the Verilog, Quartus II software tool.
-
-
0下载：
verilog design of lut sr random number generator
-
-
0下载：
Verilog code for a pseudo random number generator using linear shift registers. Implemented on Basys2 with Xilinx. Project report also is included.
-
-
1下载：
this a verilog code of true random number generator using butterfly puf-this is a verilog code of true random number generator using butterfly puf
-
-
1下载：
基于vivado Verilog的伪随机数发生器，采用LFSR算法，并对其进行了升级，使用反馈级联的思想，从最大周期为2^n提升为原来的3-5倍(Based on vivado Verilog pseudo random number generator, using LFSR algorithm, and upgrade it, using the idea of feedback cascade, from the maximum cycle of 2^n to 3-5 times the
-
-
0下载：
本人用verilog编写的随机数生成文件，经测试可用。(I am prepared to use verilog random number generator, the test is available.)
-
