搜索资源列表
DDSsinROMsample.rar
- fpga DDS ROM数据正弦波形正半周采样程序,fpga DDS ROM sinusoidal waveform is a half weeks of data sampling procedures
TLC549
- verilog TLC549AD采样程序 ,速度200K,在LED和数码管上显-verilog TLC549AD sampling procedures, the speed of 200K, in the LED and digital tube significantly
SPWM
- VHDL采用自然采样法写的SPWM,里面有正弦表,可以通过外接输入正弦波和三角波的频率。 -VHDL using written natural sampling SPWM, there are sine table, you can enter through the external sinusoidal and triangular wave frequency.
sjcj
- 通过ADC0809对模拟信号进行采样,然后将转换好的8位数据迅速转存到FPGA内部存储器中,同时增加一个锯齿波发生电路,扫描时钟与地址发生时钟一致。由此完成一个示波器功能!-Through ADC0809 carried out on the analog signal sampling, and then a good 8-bit data conversion转存到rapid internal FPGA memory, at the same time increase the occurr
FuzzyPID
- 模糊PID控制源程序.采样时间为1ms,在第300个采样时间时控制器输出加1.0的干扰.-Fuzzy PID control of the source code. Sampling time of 1ms, at No. 300 when the controller output sampling time add 1.0 interference.
LVDS_DDR_List_FPGA2
- FPGA芯片与ADI公司的AD9779之间的通信,总共有四个通道,68对LVDS,采样时钟是122.88MHz-FPGA chips ADI' s AD9779 and communication between, a total of four channels, 68 pairs of LVDS, the sampling clock is 122.88MHz
Simulate
- FPGA控制AD逐点采集信号,并将AD转换后的数据串行发送出去。-FPGA to control the signal sampling point by point AD, AD conversion and serial data sent.
AnFPGASoftwareDefinedUltraWidebandTransceiver
- Increasing interest in ultra-wideband (UWB) communications has engendered the need for a test bed for UWB systems. An FPGA-based software-defined radio provides both postfabrication definition of the radio and ample parallel processing power. Thi
digitaloscilloscope
- This digital oscilloscope takes a MCU and FPGA as the core. We made emphases on the choice of the sampling methods and the implement of equivalent sampling as a result, our design not only has the real-time sampling mode but also can reach the highes
DSPFPGA
- 针对电梯数据采集数目较多和数据处理复杂等特点,提出了基于数字信号处理器(DSP)和现场可编程门阵列(FPGA)的电梯智能数据采集系统。在介绍了系统整体结构及各组成子模块后,给出了模块与器件之间硬件接口设计思路和架构,描述了整个系统的软件框架,设计了DSP、AD采样、网络通信和抗干扰等程序。整个系统在工程应用中易于实现,具有很好的推广价值-n accordance with the characteristic of elevator for the large number of data a
2007
- 本数字示波器以单片机和FPGA为核心,对采样方式的选择和等效采样技术的实现进行了重点设计,使作品不仅具有实时采样方式,而且采用随机等效采样技术实现了利用实时采样速率为1MHz的ADC进行最大200MHz的等效采样。-The digital oscilloscope and a single-chip FPGA as the core, the choice of the sampling methods and the equivalent sampling technique designed
costas_carrier_recover
- 基于硬件定点的完整的costas载波恢复环设计,FPGA设计可以用之参考。包括输入QPSK信号,16倍符号率采样,初始频差2.4KHz,以及低通滤波器的设计等待。最重要的是有本人的注释,易于上手。-Hardware-based fixed-point of complete costas carrier recovery loop design, FPGA reference design can be used. Including input QPSK signal, 16 times th
FPGA_video
- FPGA 图像采集 资料 论文 比较实用-FPGA system for image sampling,which is very helpful
FPGA_AD
- 基于 Cyclone EP1C6240C8 FPGA的ADS2807接口程序,主要用来使用FPGA控制ADS2807的采集。 采用FPGA来模拟ADS2807的时序来实现控制功能。 提供采样频率控制、AD通道转换、采样数据缓存等功能。-Cyclone EP1C6240C8 FPGA-based interface program of the ADS2807, ADS2807 is mainly used to control the use of FPGA collection. AD
FPGA_ADDA
- 基于 Cyclone EP1C6240C8的ADS2807,DAC2902 测试程序。主要用来使用FPGA控制ADC采集和DAC的输出,从而达到高频率信号处理的功能。首先从ADC2807采集数据,然后送给DAC2902输出。 采用FPGA口线模拟ADC2807和DAC2902的时序来实现。 提供ADC采样频率控制、DAC输出频率控制、输出波形控制、ADC通道转换、DAC通道转换等功能。-Based on Cyclone EP1C6240C8 of the ADS2807, DAC2902
jj
- 本题设计一个数字存储示波器,以Xilinx公司20万门FPGA芯片为核心,辅以必要的外围电路(包括信号调理、采样保持、内部触发、A/D转换、D/A转换和I/O模块),利用VHDL语言编程,实现了任意波形的单次触发、连续触发和存储回放功能,并按要求进行了垂直灵敏度和扫描速度的挡位设置。信号采集时,将外部输入信号经信号调理模块调节到A/D电路输入范围,经A/D转换后送入FPGA内部的双口RAM进行高速缓存,并将结果通过D/A转换送给通用示波器进行显示,完成了对中、低频信号的实时采样和高频信号的等效采
FPGA_FILTER
- 利用FPGA设计降采样滤波器的方法,希望对你有用-FPGA design using down-sampling filter, and I hope useful to you
ADC_SCI
- DSP的ADC采样和SCI串口通信,在CCS3.1环境下已成功运行-DSP' s ADC sampling and SCI serial communication, the environment has been successfully running CCS3.1
FPGA_control_AD
- 使用FPGA控制AD采样的程序,简单明了,使用方面-AD using the FPGA to control the sampling procedure is simple, use
中频采样QPSK解调的FPGA设计与实现_杨波
- 中频采样QPSK解调的FPGA设计与实现_杨波(Yang Bo _ FPGA design and implementation of intermediate frequency sampling QPSK demodulation)