搜索资源列表
systemverilog
- system verilog 是国际流行的设计和验证语言，根据语言的特点分为两部分:for设计和for验证。另外一种书是介绍如何应用system verilog, 如果你要用syntem verilog, 推荐先读一下。-system verilog is popular hardware design and verification language. The languange compose of two part: systemverilog for desin , system ve
ovm-2.0.2
- OVM(Open Verification Methdology) for system verilog or systemC
SystemVerilogforDesign2ndEdition
- System Verilog for design verification
verilog
- 一个很好的关于verilog的PPT 第1章 EDA设计与Verilog HDL语言概述 第2章 Verilog HDL基础与开发平台操作指南 第3章 Verilog HDL程序结构 第4章 VERILOG HDL语言基本要素 第5章 面向综合的行为描述语句 第6章 面向验证和仿真的行为描述语句 第7章 系统任务和编译预处理语句 第8章 VERILOG HDL可综合设计的难点解析 第9章 高级逻辑设计思想与代码风格 第10章 可综合状态机开发实例 第1
SystemVerilogforVerification2ndEd
- ebook for System Verilog for Verification second edition
Writing-Testbenches-using-System-Verilog.tar
- Writing Testbenches Using SystemVerilog offers a clear blueprint of a verification process that aims for first-time success using the SystemVerilog language. From simulators to source management tools, from specification to functional coverage, from
SystemVerilog-for-Verification--2nd-Ed
- This a system verilog book.-This is a system verilog book.
sv-for-Verification-2nd
- System Verilog for Verification, 2nd Edition.非常经典的资料，供IC开发的人员作自测平台或者验证的人员使用-System Verilog for Verification, 2nd Edition. Very classic information for IC self-test platform for the development of personnel for use by or verification
Verilog-Digital-System-Design
- Verilog数字系统设计——RTL综合.测试平台与验证 书中的所有源代码-Verilog Digital System Design- RTL synthesis. Test and verification platform for all the source code for the book
switch_system_verilog
- It is verification environment made in system verilog for verification of switch
system-verilog-books
- SYSTEM VERILOG FOR VERIFICATION BOOK
SystemVerilog-for-Verification
- 经典的system verilog 教程。英文原版。-system verilog english version ， very useful
System-Verilog-for-Verification
- System Verilog for Verification，第二版，Chris Spear著的，对System Verilog的仿真与验证描述的很详细-System Verilog for Verification，Second Edition
System_Verilog_for_Verification
- System Verilog for Verification
sv_mux.tar
- it is the verification code written in system verilog for the verification of 4:1 mux and with functional coverage
RSA
- 基于FPGA的RSA加解密系统，通过FPGA验证代码为Verilog,开发板为DE2-115-RSA encryption and decryption system based on FPGA, through the FPGA verification code for the Verilog development board, DE2-115
Twofish
- 基于FPGA的Twofish加解密系统，通过FPGA验证代码为Verilog,开发板为DE2-115-Twofish encryption and decryption system based on FPGA, through the FPGA verification code for the Verilog development board, DE2-115
SystemVerilog-for-Verification
- system Verilog for verification
Writing Testbenches using System Verilog
- Material to learn how to use system verilog and how to write testbenches for verification.