搜索资源列表
-
1下载:
串口实验,很好用,我还有verilog HDL
VHDL CPLD
EPM1270
源代码-Serial experiments, very good, and I still have the source code verilog HDLVHDL CPLDEPM1270
-
-
2下载:
内含有完整的UART代码,包括发送和接受,且有testbench,可以直接仿真调试-Contain complete UART code, including send and receive and there testbench, can directly Simulation debugging
-
-
0下载:
用CPLD驱动UART转USB芯片CP2102的verilog代码,与PC通信
包括CP2102的配置 驱动等-Using CPLD to drive the USB-UART CP2102 interface. verilog code, then communicate with PC, including the configuration and drivers, etc.
-
-
0下载:
vhdl code for implementation of an UART
-
-
0下载:
自己写的一个uart驱动代码,是一个工程文件,适合初学者,里面的状态机的写法十分值得学习-To write a uart driver code, is a project file, suitable for beginners, which the wording of the state machine is worth learning
-
-
0下载:
altera公司的fpga源代码,用VHDL编写的uart程序。-altera' s fpga source code, uart program written using VHDL.
-
-
0下载:
用FPGA开发的串口通信的程序,代码是用verilog编写的,希望对大家有用!-Serial communication with the FPGA development process, the code is written in verilog and hope for all of us!
-
-
0下载:
VHDL code for UART transmission & reception.
-
-
0下载:
uart - universal asynchronous receicer and transmitter source code using VHDL
-
-
0下载:
uart vhdl code contains all the neceesary things for a uart of speed 2 mbps and has a fifo of 64 KB
-
-
0下载:
UART串口的VHDL源程序,希望对大家有用-UART serial port of the VHDL source code, we want to be useful
-
-
0下载:
UART 16750 source code for VHDL
-
-
0下载:
UART(通用串行收发器)的VHDL源代码,适合硬件工程师在FPGA内部实现多个UART-UART (universal serial transceivers), VHDL source code for hardware engineers in the FPGA to achieve multiple internal UART
-
-
0下载:
This iss VHDL source code for uart. I build and test it for SPARTAN-3E1600 and it work properly
-
-
0下载:
VHDL Code for UART Transmitter
-
-
0下载:
Code VHDL/Verilog for UART
FPGA: Xilinx, Altera-Code VHDL/Verilog for UART
FPGA: Xilinx, Altera...
-
-
0下载:
vhdl code for uart. data tx from pc to fpga nd vice versa
-
-
0下载:
UART code using VHDL for FPGA or ASIC
-
-
0下载:
VHDL CODE FOR UART IN DEEP MODIFIED
-
-
0下载:
UART transmission vhdl code, for nexys 3 fpga board
-