搜索资源列表
make_interrupt_vector
- altera NIOS软核系统 中断矢量使用例子，基于C语言-altera NIOS soft-core system interrupt vector to use examples, based on the C language
microblaze100M
- 赛灵思的FPGA，设计的软核microblaze示例-Xilinx' s FPGA, the design of soft-core MicroBlaze sample
readSDkard
- 读SD卡，主要涉及SOPC技术，NIOS软核编程，供学习参考用-Reading SD card, mainly related to SOPC technology, NIOS soft-core programming for the study and reference
Simple_Digital_Oscilloscope
- 简易频谱分析仪，主要涉及SOPC技术，NIOS软核编程，供学习参考用-Simple spectrum analyzer, mainly related to SOPC technology, NIOS soft-core programming for the study and reference
Spectrum_Analyzer
- 简易数字示波器，主要涉及SOPC技术，NIOS软核编程，供学习参考用-Simple digital oscilloscope, mainly related to SOPC technology, NIOS soft-core programming for the study and reference
USBreader
- USB文本阅读器，主要涉及SOPC技术，NIOS软核编程，供学习参考用-USB text reader, mainly related to SOPC technology, NIOS soft-core programming for the study and reference
UART_TEST
- 串口测试，用于NIOS2中 对于串口收发的测试，用来调试软核的串口-Serial port test, for NIOS2 in the test for serial transceiver is used to soft-core debugging serial port
NiosII
- 设计了基于Altera的软核NIos处理器，为架构基于SOPC的片上可编程系统提供了方便-Designed based on Altera' s soft-core NIos processor for architecture is based on SOPC chip programmable system provides a convenient
NIOSII_LCD1602
- NIOS软核应用下的LCD1602的实现 初级入门-NIOSII LCD1602
DSO_Project
- 基于NIOS软核的示波器实现 硬件为ALTERA的飓风2待-DSO_Project for NIOSII
PicoBlaze_Embedded_Template
- 基于xilinx的FPGA_partan3软核picoblaze的verilog程序，在picoblaze上pbus总线上挂有7段数码管，VGA，按键的驱动。-The xilinx the soft FPGA_partan3 nuclear picoblaze of verilog program in picoblaze pbus bus hang 7-segment digital tube, VGA button driven.
picoblaze_led_assamble
- 该程序为一个基于xilinx FPGA的软核picoblaze的流水灯汇编简单示例程序，对于第一次了解FPGA嵌入式的程序员很有启发意义-The program is a compilation of a simple sample program based on xilinx FPGA soft the nuclear picoblaze the water light, and very instructive for the first time the FPGA embedded pr
NIOSII-drive
- 关于NIOSII的配置，详细描述了Nios Ⅱ软核嵌入式处理器系列的特性-About the configuration of NIOSII detailed descr iption of the Nios Ⅱ soft-core embedded processor family features
arm9_compatiable_code
- 兼容arm9的软核处理器设计的FPGA实现-FPGA implementation compatible a arm9 soft core processor design
usbinf
- 基于FPGA的软核设计可以实现串口通信和usb通信的双向传输，以及可以在软核基础上实现无线以太等其他通信-FPGA-based soft-core design can be achieved usb communication serial communication and two-way transmission, and can be implemented in other communications such as wireless Ethernet based on soft-c
test
- 关于FPGA单片机51软核的测试程序，在测试的时候会很有用的-About 51 soft-core single-chip FPGA test
A
- 此为用verilog hdl编写的FPGAproject 其中A5+工程为带vga显示 分辨率600*800@60HZ 带字母显示（直接将ASCII码输入到寄存器中 窗口大小可调整）；A1工程为软核处理器 可配合使用 实测功能强大-This is written in Verilog HDL FPGAproject the A5+ engineering with VGA display resolution 600*800@60HZ with letters display directly
adda_spi
- 这个源码是用altera公司的开发工具NIOS II IDE开发的基于软核处理器的AD、DA控制程序， 通过spi 核控制AD、DA的时序，实现正弦波发送和接收。-this source is altera company development tools NIOS II IDE- based soft-core Office JIMMY of AD and DA control procedures, spi nuclear control AD and DA timetab
SPWM信号产生系统IP软核设计及验证
- 针对电力电子领域的需求，采用自然采样法设计了一个全数字三相SPWM信号产生系统IP软核．通过数字频率合成技术实现了对电源频率的辅确控制．使电源频率精度达到16位．其中。通过调节控制参数．分别实现了电源频率与载波频率的7级、8级控制．最后。搭建了基于FPGA的测试系统．验证了系统功能的正确性．(According to the requirement of power electronics, the natural sampling method for the design of a full
freq_100M
- 用于检测100MHZ频率，带51单片机软核，控制外部液晶显示器以及按键等(Used to detect 100MHZ frequency, with 51 SCM soft core, control of external LCD monitors and buttons, etc.)