搜索资源列表
EP1C3_12_10_PHAS
- 基于FPGA的移相式DDS正弦信号发生器的VHDL源代码，压缩包里是在Quartus里做的工程，FPGA用的是Cyclone1C3系列-FPGA-based phase-shifting of the DDS signal generator sine VHDL source code, compressed in the bag is done in Quartus Engineering, FPGA is used Cyclone1C3 Series
EP1C3_12_7_SPCTR
- 基于FPGA的信号采集及频谱分析，用VHDL编写，压缩包里是Quartus下的工程。AD采样用状态机实现，并存入LPM_RAM。设计了一个UART模块（也是状态机实现的），可将数据发到ＰＣ机上。-FPGA-based signal acquisition and spectral analysis, prepared with VHDL, Quartus compression bag is the next project. AD sampling state machine used to
dds_v3_test3
- DDS控制器在FPGA上的实现，使用Quartus II8.1开发环境，使用Altera 原理图设计方法，10位宽度，配合dac9-DDS controller in the FPGA on the realization of Quartus II8.1 use development environment, the use of Altera schematic design, 10-bit width, with dac900
weitongbu
- 基于fpga的位同步信号提取仿真 使用vhdl语言 quartus-To use vhdl language quartus fpga bit synchronization signal extraction-based simulation
VHDLqiangdaqi
- 基于Quartus的抢答器的设计，用VHDL硬件电路设计实现的模拟电路，用FPGA开发板可看到效果，一共八个按钮，有复位键-Quartus Responder based design using VHDL hardware circuit design and implementation of analog circuits, FPGA development board can see the results, a total of eight buttons, with reset bu