搜索资源列表
aes_core
- AES高级加密算法的verilog语言实现。同时附有AES协议的pdf文档,和此代码的测试程序,可作为一个IP核直接使用,可减少开发人员的设计时间。-AES Advanced Encryption Algorithm Verilog language. While the agreement with AES pdf documents, and that this code of the test procedure can be used as an IP core direct use,
DES.rar
- DES算法的verilog实现,实现了硬件IC对DES的构架,可以直接应用在系统当中。,DES algorithm Verilog realized, the realization of the hardware IC framework of DES, can be directly used in the system.
TS_Process_V1.0
- DVB 加扰软件,对TS流文件进行加扰,符合DVB标准-it s a dvb scramble software . it can scrambling ts stream file ,which apply for dvb standards
DES_Verilog
- 这是我用Verilog写的DES加解密程序,准确的说这是一份实验报告,里面不但有程序还有简单的注释[主要是针对仿真的波形的],我主要写的是主控部分,密钥生成部分参考了下版原康宏的程序.该程序即可加密也可解密,选用CycloneII器件即能跑到100Mhz以上.-This is what I used to write Verilog the DES encryption and decryption procedures, accurate to say that this is a test
sha_core
- 安全散列函数的VERILOG实现,通过了fpga验证,在系统正可以直接当IP盒应用-Secure Hash Function VERILOG achieve, through the FPGA verification, the system is can be directly applied when the IP box
crc
- 这是CRC字符串校验的源码,可对字符串校验后输出校验码-This is the CRC checksum of the source string can be output after the string checksum validation code
mul_fft_96bit
- 基于Fermat数变换的大数相乘运算的Verilog实现,可应用于RSA加法芯片中。-Fermat number transform based on multiplying large numbers operations Verilog implementation, can be applied to RSA chip.
use_3_shoft
- SHA-1的verilog程序,经过优化的了,希望可以对大家有帮助-SHA-1 of the verilog program, optimized, and hope that we can help you
ECC
- 我整理的ECC加密算法,源码和C实现的理论指导,有这个可以做出ECC加密算法-I am finishing ECC encryption algorithm, source and C to achieve the theoretical guidance, it can make ECC encryption algorithm
Testbench
- 这是一段verilog的调用测试例子,可以以此作为参考,对其他verilog仿真时,进行调用。-This is a verilog call the test example, can be used as a reference, on the other Verilog simulation call.
aes_core_latest.tar
- AES算法的verilog实现,可以综合,有使用价值-Verilog realize AES algorithm can be integrated with the use of value
FPGA-IMPLEMENTATION-OF-AN-AES-PROCESSOR
- Advanced Encryption Standard(AES) implementing in a faster and secured way is expected. AES can be implemented in software/hardware. In hardware implementation ASIC solution requires high cost and much design time while FPGA based implementation
rc4_crypt
- 自己写的rc4加解密算法部分的verilog代码,可综合,供大家参考-Write your own encryption algorithm verilog codes rc4 section can be integrated, for your reference