搜索资源列表
EXPT12_10_PHAS_PLL1
- VHDL 实现DDS的数字移相信号发生器的设计代码.直接解压打开就可以运行..自己写的代码-VHDL shifter DDS signal generator design code. Directly extract can run on open .. write their own code
rng
- 通信系统中的噪声发生器,可用于CDMA信号源电路。-Communication system noise generator can be used for CDMA signal source circuit.
uart_zhiwen
- RS232的UART编程,包括波特率发生器模块,串口接受模块,串口发送模块-RS232 programming the UART, including the baud rate generator module, serial module to receive, send serial module
Gold
- 用VHDL语言实现GOLD码发生器,是一个工程文件,已在quartusII软件下进行了仿真。-VHDL language using code generator GOLD.It is very useful.
PRBS
- pseudo random bit sequence generator
vhdl_parity_generator
- a good parity generator in vhdl code, can be use in communication
FPGA_UART
- 本例用VHDL语言在FPGA上实现UART的控制,包括了波特率发生器,接收器,发送器,奇偶校验模块,以及滤波模块和测试模块,能让您更透彻的了解UART的工作原理。-In this case the FPGA using VHDL language to achieve UART' s control, including the baud rate generator, receiver, transmitter, parity modules, and filtering module