基于verilog的fifo异步实现的源代码和分析。-fifo

基于FPGA设计，verilog语言变成的，SPI通用接口模块，顶层已封装成类似标准的FIFO接口；提供仿真文件；仿真器为modelsim10.0c，波形观察debussy。-Based on the FPGA design, Verilog language into a, SPI universal interface module, the top has been packaged into a FIFO interface similar to that of the standard

fifo模式下的uart串口verilog的源程序-fifo mode serial uart verilog source

带FIFO的串口发送模块，简单的FPGA串口发送模块(Serial transmission module with FIFO)