搜索资源列表
vector-control
- 异步电机矢量控制,这是根据一篇华科的博士论文搭建的仿真模型-vecto control Asynchronous motor
digital-clock
- 基于STC89C52设计了一个实用性电子钟,具有校时,异步清零,启动,暂停,整点报时以及小数点闪烁功能。-The electronical clock which is based on the mcu STC89C52 can start and stop mannually,justable function and so on.
TEN
- 异步的十进制计数器程序源代码,实现十进制计数-TEN CONTER
Asynchronous
- 异步加法计数器,采用D触发器实现的二进制计数器-Asynchronous adding counter using D flip-flop to achieve binary counter
aFifo
- 异步fifo用verilog语言实现的完整代码,适用于数字前端的设计-This implementation is based on the article Asynchronous FIFO
emif
- 异步EMIF接口,16bit,FPGA程序。-asynchronous emif,16bit,FPGA program
AsynCFIFO
- 跨时钟域,异步的FIFO,利用指针移动,数据不移动,通过两级锁存消除跨时钟域的信号竞争-Cross clock domains and asynchronous FIFO, use the pointer to move, do not move the data, eliminating cross clock domain signal through a two-stage competition latch
counter
- Verilog语言编写的8进制同步、异步加法计数器-Verilog language octal synchronous, asynchronous addition counter
MSP430UART
- 两个msp430单片异步通信程序,经调试可正常收发数据,可用于单片机学习,软件开发。-Two msp430 monolithic asynchronous communication program, the debugger can receive and send data, can be used for single-chip learning, software development.
Serial
- 基于51单片机的串口通信,实现两个单片机之间的异步通信,两个单片机相互收发,并把接收到的内容用数码管显示出来。包含Proteus仿真文件。- Based on 51 single-chip serial asynchronous communication between two microcontrollers, there are transceivers with each other, and the received content is displayed with a digi
STM32-USART
- 在STM32的参考手册中,串口被描述成通用同步异步收发器(USART),它提供了一种灵活的方法与使用工业标准NRZ异步串行数据格式的外部设备之间进行全双工数据交换。USART利用分数波特率发生器提供宽范围的波特率选择。它支持同步单向通信和半双工单线通信,也支持LIN(局部互联网),智能卡协议和IrDA(红外数据组织)SIR ENDEC规范,以及调制解调器(CTS/RTS)操作。它还允许多处理器通信。还可以使用DMA方式,实现高速数据通信。-In the reference manual of S
a_vhd_16550_uart_latest.tar
- 这个芯的设计是与国家半导体PC16550D兼容 UART(通用异步接收器/发送器)。一些差异:该FIFO的始终启用 不支持置顶奇偶-This core is designed to be a compatible with the National Semiconductor PC16550D UART (Universal Asynchronous Receiver/Transmitter).Some differences: The FIFO’s are always enabl
uart_latest.tar
- 串行UART开源的核心。该设计是专为使用作为一个独立的芯片或用于与其他我们芯的使用。其原因显影串行UART核的事实,即异步串行通信是很常见的,几乎每一个机器理解it.Also,为OCRP-1,我们需要的通信的方式与主计算机,以使它可通过网。-serial UART open source core. The design is engineered for use as a stand alone chip or for use with other of our cores. The reas
ACHENJUN
- PIC16f917控制点阵和7个共阳极数码管显示,驱动光耦控制功能输出。包含串口的同异步切换(功能参数、时间与温度切换显示。WIFI模块通讯)-PIC16f917 control lattice and 7 digital tube display, a total of anode, drive light output decoupling control function.Contains a serial port with asynchronous switching (switchi
UART
- 一些mcu(微处理器)没有硬件异步串行口(UART)为了组网,只能用软件模拟 异步串行口(UART)-Some mcu (microprocessor) no hardware asynchronous serial port (UART) for networking, can only simulate asynchronous serial port software (UART)
syn_start_tran
- 电机控制仿真调试,MATLAB环境下,自适应控制相关源代码文档,建立源代码方法及源代码,异步电机,三相异步电动机的机械特性,-The motor control simulation debugging, MATLAB environment, adaptive control relevant source code documentation, build the source code and source code method, the mechanical properties of
syn_spd_resister
- 电机控制仿真调试,MATLAB环境下,自适应控制相关源代码文档,建立源代码方法及源代码,异步电机,三相异步电动机的机械特性,-The motor control simulation debugging, MATLAB environment, adaptive control relevant source code documentation, build the source code and source code method, the mechanical properties of
FPGA_verilog_uart-
- 基于 FPGA器件设计实现UART的波特率产生器、UART发送器和接收器及其整合电路,,利用Veriolog-HDL语言对这三个功能模块进行描述并加以整合,通过ModelSim仿真,用串口调试程序进行验证,最终实现一个通用异步收发器的设计。-UART baudrate generator, transmitter and receiver and its integrated circuit are implemented by FPGA device. Using Veriolog-HDL d
URAT-
- 异步串行通信接口UART的VHDL程序实现-Asynchronous serial communication interface UART VHDL program realization
yyyyy
- 异步电机变压变频控制源程序dsp28335-Induction Motor VVVF control source dsp28335