搜索资源列表
AES AES快速算法和蓝牙设备中用的E0算法
- AES快速算法和蓝牙设备中用的E0算法(用于加密)、E1算法、E2算法、E3算法（用于密钥管理和鉴权等）等,AES fast algorithms and Bluetooth devices using the E0 algorithm (for encryption), E1 algorithm, E2 algorithm, E3 algorithm (for key management and authentication, etc.)
SDHAnalysis
- 光纤通信中的SDH数据帧解析及提取的VHDL实现源代码，共包含帧同步、E1及F1码流提取、DCC1码流提取、帧头开销串行输出四个主要模块-SDH fiber-optic communication data frame analysis and retrieval implementation of VHDL source code, include the frame synchronization, E1 and F1 stream extraction, DCC1 stream extra
DS26528_Rev_A3_10-10-05
- Sample driver code for Dallas DS26528 T1/E1 framer chip.
ethtoe1
- 硕士论文 基于FPGA的Ethernet+over+E1接口芯片的设计与实现.pdf-master paper the design and implentation of Ethernet+over+E1
test2155
- E1测试仪软件（TMS320VC5410+DS2155）-E1 Tester software (TMS320VC5410+ DS2155)
32ET_source
- 32时隙的VHDL源代码 在开发E1 2M线路的时候非常有用-32 slot of the VHDL source code in the development of E1 2M lines is very useful when
vhdlcode
- E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)
vhdlcode1
- E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)vhdl
shift
- E1接收部分主要功能是实现从输入的差分线路数据中恢复出2.048M线路时钟并将数据解码输出。包括解码和线路时钟恢复两模块。-E1 to receive some of the major functions of the difference from the input data lines to recover a clock and data lines 2.048M decoder output. Including decoding and clock recovery circuit
E1framerDeframer
- e1 framer and defremerr vhdl cods
E1
- 在国际标准组织开放式系统互联（OSI）参考模型下，以太网是第二层协议。10G以太网使用ＩＥＥＥ（电气与电子工程师学会）802.3以太网介质访问控制协议（ＭＡＣ）、ＩＥＥＥ 802.3以太网帧格式以及ＩＥＥＥ 802.3最小和最大帧尺寸。-In the International Standards Organization Open Systems Interconnect (OSI) reference model, Ethernet is the second-layer protocol.
HDLC_E1
- E1到HDLC转换 实现E1到以太网 E1到HDLC转换 实现E1到以太网-E1 TO HDLC E1 TO ETHETH
E1Tsi_TB
- TSI testbench for E1
e1framerdeframer
- E1 Framer/De-Framer, Also include the data check (CRC) and channel coding/decoding-E1 framer and deframer, clock adjust, clock phase adjust
e1_framer
- E1 DeFramer :A design for Framing Telecom E1 Interface
XAPP868
- E1/T1时钟提取和恢复源码 是xilinx的IP源码-E1/T1 clock recover code,it is xilinx s IP code
234234234
- 基于嵌入式系统的E1以太网桥接器的设计与实现.pdf-the design of E1 ethernet based on emmbedded system
E1
- 分析帧同步算法，提供帧同步的状态机实现图以及得到的正确仿真图形。-Analysis of frame synchronization algorithm, to provide frame synchronization state machine implementation plans and get the correct simulation graphics.
PCK_CRC4_D4
- E1成帧模块，使用VHDL语言设计中的CRC4校验码生成模块-E1 framing module, using the VHDL language design CRC4 check code generation module
e1-framer
- e1 framer / de-framer based on itu-t standards state machine using GRAY CODE (or trying to use GRAY CODE