搜索资源列表
Lab3_mux24a
- 4位2选1多路选择器的设计与实现。nexy3开发板。本实验中用Verilog语句来描述。-Xilinx ISE 12.3.nexy3.
Lab5_x7seg
- 7段显示管的设计与实现.nexy3开发板。在2个7段显示管上显示一个2位的十六进制数,本实验中用Verilog语句来描述。-Xilinx ISE 12.3.nexy3.
Lab6_decode38a
- 3-8译码器的设计与实现.3-8译码器的真值表,本实验中用Verilog语句来描述。-Xilinx ISE 12.3.nexy3
S2_counter
- 用verilog HDL语言编制的计数器,并且可以在开发板上以灯亮灭体现功能,Xilinx的Spartan6系列芯片。-Counter with verilog HDL language preparation, and the development board to be light reflected off function, Xilinx' s Spartan6 series chips.
S16_ADC
- 用Verilog HDL语言编写的AD转换器,可以再Xilinx芯片实现,用ISE软件环境下开发-Using Verilog HDL language AD converter, you can then Xilinx chip, with the ISE software development environment
run_led
- Xilinx FPGA, ISE工程文件,Verilog语言实现流水灯,设计了分频器,可精确到点亮时间为一秒,可控制流水灯左右移位方向-Xilinx FPGA, ISE project file, Verilog language water lights, designed divider, accurate to one second light time, you can control the direction of light water left shift
ADPLL
- This paper presents the ADPLL design using Verilog and its implementation on FPGA. ADPLL is designed using Verilog HDL. Xilinx ISE 12.1 Simulator is used for simulating Verilog Code. This paper gives details of the basic blocks of an ADPLL. In this p
Codes-and-Reports
- Verilog Source code for arbitrary waveform generator- simple DDS algorithm codes run on Xilinx Spartan-3E fpga to show output on dac pin. Please see the included report. its really simple to implement. all source code is given.
lab2
- 熟悉XUPV2P实验开发平台。熟悉掌握Verilog HDL语言并能用其建立基本 的逻辑部件在Xilinx ISE平台进行输入、编辑、调试、仿真-Familiar XUPV2P experimental development platform. Familiar with Verilog HDL language and be able to establish its basic logical components in Xilinx ISE platform for entering
clock
- verilog的数字钟代码,在XILINX上运行,可以手动设置时钟、闹钟,可报警-digital clock verilog code running on XILINX, you can manually set the clock, Alarm Clock, alarm
Taximeter
- 出租车计价器(其中包括分频模块,计程模块,计时模块,计费模块,显示模块以及顶层模块),基于Verilog HDL语言,开发板是FPGA(Sparten 6 LXS45),开发环境是Xilinx。-Taxi meter (including frequency module, the meter module, timing module, billing module, display module and top-level module), based on Verilog HDL lang
da_80m_10m
- AD9747测试Verilog测试程序,FPGA为xilinx的SP6-the test program of AD9747,FPGA IS SP6
UART
- Verilog HDL编写的串口程序实例,很详细好用的参考代码。针对Xilinx FPGA开发板,在Xilinx ISE编译调试成功,串口开发的经典例程。-Verilog HDL serial program written examples, very good reference code in detail. In view of the Xilinx FPGA development board, in Xilinx ISE compiler debugging success, a s
sha1-progect
- Xilinx XC2VP20 FPGAs. The complete SHA-1 chip Verilog source
MVB_test
- 此功能是实现曼彻斯特编码的Verilog代码,经过在xilinx sp6上实际运行证实可行。-This function is to achieve the Manchester code Verilog code, through the Xilinx SP6 actual operation proved.
T01_UART_CORE
- Verilog 实现的 UART串口读写控制核 参数化校验、时钟设置,完整工程(xilinx),包括文档、源码等。供学习参考,希望大家上传自己代码,共同提高,打倒小日本。-Verilog implementation of the UART serial port to read and write control nuclear parametric check, clock setting, complete project (Xilinx), including documentation
AD9362
- 一种基于xilinx S6,verilog语言,实现AD9362,IDDR ODDR接口的设计,已经过实际测试-Based xilinx S6, verilog language, achieve AD9362, design IDDR ODDR interface, has been the actual test
AD80305
- 一种基于xilinx FPGA S6,verilog 实现AD80305输入输出接口配置,可参考-Based xilinx FPGA S6, verilog realize AD80305 input and output interface configuration, refer to
car
- 基于Xilinx公司的ISE软件开发的智能循迹避障小车的源代码,用Verilog语言,传感器有红外传感器以及超声波传感器-Xilinx' s ISE-based software development intelligent car tracking avoidance source code, using Verilog language, the sensor has an infrared sensor and ultrasonic sensors
fftshixian
- 基于FPGA编写的verilog代码,在xilinx上仿真实现FFT变换-FPGA-based verilog code written in xilinx FFT transform Simulation