搜索资源列表
hanmin
- 4位汉明编译码源代码。VHDL格式,经过仿真和测试通过,请放心使用。-four Hamming encryption source code. VHDL format, through simulation and test pass, please rest assured that use.
fpga加密设计方法
- FPGA加密的方法,对于那些需要加密自己的vhdl源代码的人来说,很有用-FPGA encryption methods for those who need to encrypt their VHDL source code in a way, very useful
VHDL_AES_ZigBee
- 用VHDL实现的ZigBee模块控制算法以及AES加密算法,用于Xilinx的FPGA!-With the realization of VHDL ZigBee module control algorithm and AES encryption algorithms for Xilinx FPGA!
DES
- This is verilog source code for DES(Data Encryption standard) which is used in network security.
Chapter11-13
- 第十一章到第十三章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个
aes
- 高级加密标准AES的FPGA实现,支持128,256密钥长度格式-Advanced Encryption Standard AES, FPGA implementation to support 128,256 key length format
DES-HDL
- 用HDL实现的DES加密算法,通过前仿真,希望对大家有帮助-HDL implementation of the DES with the encryption algorithm, by pre-simulation, we want to help
BasicDES
- The BasicDES Cryptography Core is a small, fast implementation of the DES-56 encryption standard.
Modular_Multiplier-modmult
- DEFINITELY FRUITFULL FOR RSA ENCRYPTION
rsa_IN_vhdl
- FULL SIMOLATION IN VHDL FOR RSA DECRYPTION
top_module
- AES Encryption Algorithm.... This Module gives the basic overview to indicate the flow of AES Algorithim at different stages by associating various Packages to the module-AES Encryption Algorithm.... This Module gives the basic overview to
aes_pipe_latest.tar
- implementation of AES encryption algorithm in vhdl/verilog
RSA_Project
- encryption using RSA algorithm
keeloq encoder
- this code is a keeloq encryption verilog code-keeloq encryption verilog code
aes_core.tar
- 基于FPGA平台的256为AES加密IP核-FPGA-based platform for the AES encryption IP core 256
Description-of-DES-with-VHDL
- 用VHDL描述DES算法 用硬件的方式DES加解密 体现了硬件编程人一般思想-DES algorithm using VHDL descr iption of the way with hardware DES encryption and decryption hardware programming reflects the general thinking of people
sea
- Scalable Encryption Algorithm
code-vhdl-cho-cpu
- code VHDL for Advanced Encryption Standard
10419729vhdl对数
- 进行对数运算的IP核,可以计算以2,10,e为底的对数,最高可输入24bit宽度的数据。 由AHDL语言写成,可在MaxplusII和QuartusII中使用,源代码加密。(The IP kernel that performs logarithmic operations can compute data at the base of 2, 10, and E, with the highest input 24bit width. Written in AHDL language, can
Coding Files
- We present an efficient hardware architecture design & implementation of Advanced Encryption Standard AES Rijndael cryptosystem. The AES algorithm defined by the National Institute of Standard and Technology NIST of United States has been widely