This file explains the folowing: 1. Hierarchical schematic diagram using symbols of existing standard cells. 2. Manual placement of standard cells to facilitate cells interconnection. 3. Using Cadence Chip Assembly Router (CCAR) to do the routi