搜索资源列表
and_or
- veilog 代码 用户可以直接调用,作为底层模块。同时已经编译成功,可以作为基本单元库。-veilog code user can derict use it for the base mode.
arbit
- verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
backward
- verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
bidir
- verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
bin2gry
- verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
抢答器
- 扳动定义为“开始”(即enable)的开关后,一排指示灯变亮,之后抢答开始,有4个扳动开关代表4个抢答器,数码管将显示出最先被扳动的开关的序号,同时发出声音,表示抢答成功。若未按“开始”前,有任意开关被扳动,则数码管显示被扳动开关的序号,并发出另一种声音,表示有人抢答。-reached for the definition of "start" (enable) the switch, a row of bright lights changed, after Respond
fifo数据缓冲器的vhdl源程序
- 编了个8*8位的fifo数据缓冲器的vhdl源程序,是经过quartusII4.2编译成功的程序。。希望能跟各位交流-Bianlegan 8 * 8 of the data buffer fifo VHDL source, after quartusII4.2 compiler successful procedures. . Hope you enjoy the exchanges
Sparc_leon_VHDL
- 一个航天航空用的Sparc处理器(配美国欧洲宇航局用的R_tems嵌入式操作系统)的VHDL源代码,但不能保证版图设计ASIC成功 -the Sparc processor (fitted with the United States of the European Space Agency R_tems Embedded operating system) VHDL source code, but it can not guarantee success ASIC Layout
8051inVHDL
- 一个8051的VHDL代码,可完整编译, 但不保证版图映射成功,可作为设计微处理器的参考-a 8051 VHDL code can be compiled integrity, but it does not guarantee success territory mapping, the microprocessor can be used as a reference design
cal_verilog
- 计算器芯片的verilog实现代码! 时序仿真成功-calculator chips to achieve the Verilog code! Timing simulation success
key_scan1
- 用verilog实现的四乘四键盘程序,在Quartus II上编译通过并成功-achieved using Verilog 4 x 4 keyboard procedures, the Quartus II compiler on the adoption and successful
adder16bit
- 16位高速加法器,采用verilog语言编写,已经成功仿真,能够运行
pwmvhdl
- 一个在xilinx的ise环境下编译仿真成功的pWM程序。-one of the Xilinx environment ideally compiler pWM success of the simulation procedures.
keybyise
- 一个在xilinx公司ise编译环境下仿真成功的键盘操作程序。-a company embarks on the environment and ideally compile successful simulation keyboard operations.
CPLD_CODE12
- 最后一个了,其他的未经验证,以后验证成功后再上传-final one, the other is untested and proved to be successful, then later upload
SPI_verilogHDL
- 本原码是基于Verilog HDL语言编写的,实现了SPI接口设计,可以应用于FPGA,实现SPI协议的接口设计.在MAXII编译成功,用Modelsim SE 6仿真成功.-primitive code is based on Verilog HDL language, and achieving the SPI interface design, FPGA can be used to achieve agreement SPI interface design. MAXII success
FPGA_SONGER
- 基于FPGA的乐曲硬件演奏电路设计的实现,有完整的VHDL代码,并有PDF详细说明如何下载及跳线设置,并“梁祝”在GW48系列开发平台上下载调试成功。音乐优美-FPGA-based hardware music concert circuit design to achieve a complete VHDL code. and a detailed account of how the PDF download and set up the jumper, and "Butterfl
FPGA_TENNIS
- 基于FPGA的乒乓球游戏硬件电路的设计与实现,有完整的VHDL代码,并有PDF详细说明如何下载及跳线设置,并在GW48系列开发平台上下载调试成功-FPGA-based table tennis game hardware circuit design and realization of a complete VHDL code. and a detailed account of how the PDF download and jumper settings and in a series
74138_0
- 这是老师给的3—8译码器的源程序,自己刚才调试过了,真的成功了,哈哈……,有需要就看看吧-This the teacher for the 3-8 decoder source, have their own testing before, and really successful, ha ha ... there is a need to watch it!
ad9777的测试程序,对SPI进行初始化,运用ISE环境,成功地进行综合和实现.rar
- ad9777的测试程序,对SPI进行初始化,运用ISE环境,成功地进行综合和实现