搜索资源列表
32位-33M 从模式(target)PCI接口参考设计_lattice
- 32位/33M 从模式(target)PCI接口参考设计,Lattice提供。由于PCI时序较复杂,此设计仅能供参考-32 / route from the model (target) PCI reference design, Lattice provided. Because PCI timing more complicated, and the design for reference only
verilog32位浮点数乘法器
- 采用verilog写的32位浮点数乘法器,组合电路,只需要一个时钟周期就可完成运算
add(FLP).32位元的浮点数加法器
- 一个32位元的浮点数加法器,可将两IEEE 754格式内的值进行相加,A 32-bit floating-point adder can be both within the IEEE 754 format to add value
FixToFloat.将16位二进制有符号纯小数转换为32位单精度浮点数
- 将16位二进制有符号纯小数转换为32位单精度浮点数。实际应用时,最好加tsu、tco约束条件,速度会快些。,There will be 16-bit binary decimal symbol is converted to pure 32-bit single precision floating point. Practical applications, it is best to increase tsu, tco constraints, the speed will be faste
acc32bit 本设计为32位数字相位累加器
- 本设计为32位数字相位累加器,门级描述的Verilog代码。其中,acc32bit.v为顶层文件,full_add1.v为一位全加器的门级描述模块,flop.v为触发器的门级描述模块。-The design for the 32-bit digital phase accumulator, gate-level descr iption of the Verilog code. Which, acc32bit.v as top-level file, full_add1.v as a full
ARM32ALU
- VHDL ARM 32位ALU的设计,基于Quaryus II平台-VHDL ARM 32 位 ALU design platform based on Quaryus II
mult
- 32位浮点乘法器的源代码,用verilog来实现的-32-bit floating point multiplier source code to achieve with verilog
32-float-point-adder
- 32位浮点加法器。我第一次上载源码你就放过我吧,我就是想看一看加法器应该怎么做。-Floating point adder
alu
- 这是32位alu的代码,使用verilog写的,包含了简单的运算功能-This is a 32-bit alu code, use verilog to write, and includes a simple arithmetic functions
32_bit_complex_multiplier
- 一款32位复数乘法器,用verilog写的。-32_bit complex multiplier,written in verilog HDL.
32位超前进位加法器(verilog)
- 淘的32位超前进位加法器(verilog),已验证
CRC_32
- 用verilog语言实现的的的32位CRC生成与检验的代码-The 32bits CRC using hardware describe language of verilog
adder_32
- 超前进位加法器是通常数字设计所必备的,本程序为32位超前进位加法器-CLA is usually necessary for digital design, the procedure for 32-bit CLA
2
- 介绍一种软件实现分频器和32位计数器,采用可编程逻辑芯片,运用verilog语言设计出一种分频器和32位计数器 -Introduce a software implementation of divider and 32-bit counter, using programmable logic chips, using verilog language to design a divider and 32-bit counter
ALUALUcontrol
- 实现32位的ALU,使其能够支持基本的指令。用Verilog HDL语言或VHDL语言来编写,实现ALU及ALU控制器。 -To achieve 32-bit ALU, so that it can support the basic directives. With the Verilog HDL language or VHDL language to write, implement ALU and the ALU controller.
32bitBoothmultiplier
- 32位布思乘法器VHDL实现,2个32位数相乘-32-bit Booth multiplier VHDL implementation, two 32-digit multiplication
add32
- 32位加法器,verilog实现,且有仿真图像-32-bit adder and programed by veilog
32位CPU IVERILOG源码
- 介绍在FPGA中如何实现32位CPU涉及到额 IVERILOG源码(Describes how to implement 32 bit CPU in FPGA, involving the amount of IVERILOG source code)
pipeline_adder
- 用于快速计算32位加法,共分5级锁存器,4个8位加法器(pipeline_adder it helps you to add 32 bits swiftly if you need more information,may call me by the website account,it's really helpful)
32位前缀加法器
- verilog编写的32位前缀加法器,将后缀txt改为v即可使用,速度比一般的行波进位加法器和超前进位加法器更快