搜索资源列表
dpram_fpga
- 这是我用vhdl语言,在fpga内部做了一个双口ram的程序。我的邮箱:wleechina@163.com-This is the language I used vhdl in fpga done an internal dual-port ram procedures. My mail : wleechina@163.com
ISE8.1_loopback
- 硬件平台为Xilinx Spartan3e,编译软件为ISE8.1,实现了九针com口通信,键盘输入回显,switch控制LED功能。-hardware platform for Xilinx Spartan3e, compile software ISE8.1. achieved nine needles com port communication, a return to the keyboard input, LED control switch function.
uart_verilog
- 本工程主要是设计UART接收模块,UART发送模块以及通过COM口接收数据后又发送给PC的uart模块。-The project is mainly designed to UART receiver module, UART transmit module and receive data through COM port and then sent to the PC uart module.
Serial-port
- this a serial port (COM) transmitter module and it is fully synthesizble on fpga it has load, clk, rest and data inputs and serial a,d busy outpus -this is a serial port (COM) transmitter module and it is fully synthesizble on fpga it has load, c
_uart_test2
- data transmitted from FPGA to PC using COM PORT version 2