搜索资源列表
-
0下载：
有限状态机的设计——LCD显示控制实验，用VHDL编写程序，整片报告,Finite state machine design- LCD display control experiments, using VHDL programming, the whole report
-
-
0下载：
采用有限状态机（要求“三段式”）的方法设计一个带异步清零端的同步可逆模6计数器。同时提供单数码管数字显示和3LED状态显示两种显示方式。,Finite state machine (request, quot Threequot) approach to design a client with Asynchronous Clear reversible synchronous counter module 6. At the same time providing a single digit
-
-
0下载：
有限状态机源码，最近在做一个项目需要用到状态机，自己研究了一下，将原来的状态机封装了，做了一些修改，实现了一个比较好用的状态机。里面包括测试工程，用例-Finite state machine source code, most recently doing a project needs to use state machines, their study a little, the original state machine package, and made some modificat
-
-
0下载：
用VHDL实现的有限状态机，还有modelsim仿真文件，及仿真结果-VHDL implementation using finite state machine, there modelsim simulation file, and the simulation results
-
-
0下载：
VHDL新手入门：有限状态机练习（三段式结构）-VHDL Getting Started: Finite state machine exercises (three-stage structure)
-
-
1下载：
有限状态机工作原理、设计方法、步骤等精要说明-Finite state machine working principle, design method, such as Essentials of steps to explain
-
-
0下载：
三进程有限状态机的设计程序，内附有AD574逻辑控制真值表以及采样状态机的原理图-Third, the process of finite state machine design process, logic control of typhoons and rainstorms are AD574 truth table, as well as sampling state machine schematic
-
-
0下载：
状态机及其VHDL设计,详细介绍了状态机的基本结构、功能和分类，以及有限状态机的一般设计思路与方法、状态机编码方案的恰当选取、Moore和Mealy状态机的本质区别及设计实现-State machine and the VHDL design, described in detail the basic structure of state machines, function and classification, as well as finite state machine of the
-
-
0下载：
这是一个由得到的命令(地址)从RAM 中读取命令并送入一个名为FUNREG的寄存器的代码,和前面的MINICORE 可以衔接,属于mikroprogrammbar steuerwerk(可编程的控制器) 与FSM (有限状态机)构成的控制器相对-This is a get command (address) from the RAM read command and sent to a register of FUNREG code, and in front of MINICORE will
-
-
0下载：
各种有限状态机的设计。
VHDL源代码。
-All kinds of finite state machine design. VHDL source code.
-
-
0下载：
有限状态机及其设计技术是实用数字系统设计中的重要组成部分,也是实现高效可靠逻辑控制的重要途径,本程序为单进程moore型有限状态机底层设计源代码.-This procedure as a single process moore-type finite state machine underlying the design of the source code.
-
-
0下载：
含有各类寄存器，AD和DA转换器，各种算法，有限状态机，还些许组合逻辑电路设计代码-Containing various types of registers, AD and DA converters, a variety of algorithms, finite state machine, but also some combinational logic circuit design code
-
-
0下载：
Designing a synchronous finite state machine (FSM) is a common task for a digital
logic engineer. This paper discusses a variety of issues regarding FSM design using
Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and
-
-
0下载：
verilog HDL下有限状态机（FSM），麻雀虽小，但五脏俱全！值得一看-under the verilog HDL Finite State Machine (FSM), the sparrow may be small, but is a fully-equipped! Worth a visit! !
-
-
0下载：
有限状态机在嵌入式软件中的应用
简述了有限状态及的基本概念和传统理论，提出了利用有限状态机进行程序设计的基本思想。-Finite state machine in the embedded software
Finite state and the basic concepts and theories, the basic idea of the finite state machine programming.
-
-
0下载：
状态机，FPGA实验alter DE2开发板自带光盘的案例教程编程解析-State machine FPGA experiments alter the DE2 development board comes with a CD case tutorial programming resolution
-
-
0下载：
基于Verilog语言的，用有限状态机实现Uart，很实用-UART design based on finite state machine
-
-
0下载：
此壓縮檔包含四個資料夾(1)Moore Machine(2)Mealy Machine(3)Memory(4)A mini system，學習如何以階層化的方法去撰寫系統內部的小工作區塊，並了解迷你CPU內部的記憶體簡單的運作情形&資料串流-design the finite state machine and the mini system.
-
-
0下载：
有限状态机，程序基本框架，需用户自行添加状态转换条件等-finite state machine
-
-
0下载：
Simple finite state machine on Altera Cyclone II
-
