搜索资源列表
UART
- UART串口接受发送，串口调试助手与nexys3进行通信-UART serial ports that accept transmissions
uart(Verilog)
- uart 测试源码，已经测试过，非常好用-uart test code
uart
- 串口verilog源代码 uart code verilog-uart code verilog
UART
- verilogHDL语言实现的uart模块，内部包含波特率生成、uart收、uart发三个子模块，支持配置常规波特率、数据位、结束位和校验位，输入工作时钟125M，时钟不一样时需要修改波特率生成的代码-verilogHDL language of uart module contains an internal baud rate generator, uart receive, uart made three sub-module, configured to support conventi
uart
- 一种串行uart接口的实现，可支持对种通信速率，modlesim仿真-Realizing serial uart interface, which can support a variety of communication speed, modlesim simulation
puerto-Uart-rs232
- UART PORT VHDL USING DE2-115
UART-master
- UART通讯接口verilog代码实现，uart_tx子模块和uart_rx子模块，包含详细testbench-UART interface verilog code, uart_tx、uart_rx， testbench
uart
- VHDL语言模拟异步串口程序，实测可用，欢迎下载-uart source design by FPGA
UART
- UART (serial) protocol in VHDL with receive & send
FPGA-for-UART-source-code
- 针对UART接口通信FPGA的Verilog源代码，主要包括串口读和串口写个模块-Verilog source code for UART interface communication FPGA, including serial read and serial write module
fpga-KEY-UART-SRAM
- fpga KEY UART SRAM 驱动 程序 VHDL VERILOG-fpga KEY UART SRAM driver VHDL VERILOG
uart
- 本串口通信例程的功能主要演示AX516/AX545开发板的uart接收和发送的功能，在程序没有接收到PC机发来信息的时候,串口会不断的通过串口向PC机发送”Hello ALINX AX516”的信息。当用户从PC机发送数据给AX516/AX545开发板，程序接收到数据后会把数据从串口发回给PC,从而实现Loopback的功能。-The main function of this presentation uart serial communication routines AX516/AX545
uart
- VHDL串口程序 波特率115200 功能：返回所发一字节数据的各位取反-UART BAUD 115200
uart
- 带有fifo的功能模块，具有发送模块和接收功能模块(The function module with FIFO has transmitting module and receiving function module)
uart_test
- 基于FPGA 的sparten-6 AX-309片内串口uart通信例子(FPGA sparten-6 AX-309 uart connection example)
uart
- 嵌入式串口通讯，采用verilog编写，在altera开发板上运行(Embedded serial communication, written using Verilog, altera development board on the run)
IIC读写EEPROM发送到PC串口
- 能实现用IIC读EEPROM并且将读取的数据通过串口发送到PC端，以及在PC端通过串口发送数据给FPGA，再利用IIC将数据写入EEPROM(The program can realize that FPGA read the data from EEPROM by IIC and then send it to PC by UART,and that PC send the data to FPGA by UART and then write the data to EEPROM by
UART
- verilog IO模拟串口,用IO模拟uart进行串口通讯，无需硬件串口(Verilog io analog serial port, using io simulation UART serial communication, no hardware serial port)
uart
- FPGA串口通信能在实现字符数据传输，与stm32中的串口通信类似(FPGA serial communication, in the realization of character data transmission, and STM32 serial communication similar)
uart_rx
- uart接收模块 // 波特率：9600 // 数据位：8 // 停止位：1 // 校验位：0(UART receive module Baud rate: 9600 / / / data: 8 / / stop: 1 / / check digit: 0)