搜索资源列表
uvm
- the Universal Verification Methodology (UVM) for creating SystemVerilog testbenches.
uvm-1.0p1.tar
- Cadence 公司推出的高级验证语言，验证方法学开源-Cadence s introduction of an advanced verification languages, verification methodology open source
uvm-1.1d.tar
- UVM World 官方发布的UVM（通用验证方法学）的源代码，基于SystemVerilog，用于ASIC Verification。2013-03最新发布版本uvm-1.1d.tar.gz-The UVM World official release of the source code of the UVM (Universal Verification Methodology), based on SystemVerilog for ASIC Verification. 2013-03
uvm_use_pipelined_ahb
- 一个简单的uvm搭建的ahb简单实例,包含了各个组件以及编译的运行的脚本-one sample example about ahb，include every component and compile scr ipt
uvm_switch_8
- 使用uvm验证环境搭建的testbench，主要验证switch的功能。可以学习uvm的简单功能-use uvm set up testbench ,the mainly focuse is verification swtich,you can learning uvm sample fucntion
UVM_TEST
- UVM 的 入门实例，一个完整的能够跑通的实例。其中包括DUT代码，Testbench代码，还有搭建过程说明。很适合用来学习UVM入门。-This paper describes an approach to using Accellera s UVM, the Universal Verification Methodology, for functional verification by mainstream users. The goal is
MastersThesisPreliminaryReport
- developmentof a reconfigurable muti-protocol verification environment using uvm methodology
UVM_Guidlines
- UVM Coding Guidelines for verification
UVM_learning
- UVM使用指南和代码分析，有PDF学习指南文档，还有hello入门级代码供参考-UVM guides and code analysis, study guide in PDF documents, as well as entry-level code for reference hello
eetop.cn_Uvm_spi_bl_reg_tb
- uvm apb verification env
uvm-1.1
- 学习IC验证的好资料，包括UVM-1.1a和UVM-1.1d的全部工程example,适合IC验证基于UVM平台的初学者。-Learn good about IC verification, including all engineering of UVM-1.1a and UVM-1.1d, for beginners based on the UVM platform for IC verification.
eetop.cn_UVM
- UVM 的 入门实例，一个完整的能够跑通的实例。其中包括DUT代码，Testbench代码，(UVM entry example, a complete example of running through. These include the DUT code, the Testbench code,)
uvm-1.2.tar
- Archive that shoul contain UVM_1.2
1800.2-2017
- 最新版 IEEE UVM standard(The newest UVM IEEE standard(2017))
DVCon_Europe_2015_T01_Presentation
- Advanced UVM Tutorial by Verilab
puvm.tar
- UVM实战随书源代码；方便学习使用；包含了ＣＨ０～ＣＨ８的所有源代码；可以直接编译通过；(UVM actual combat with book source code; easy to learn and use; contains all source codes from CH0 to CH8; it can be directly compiled and passed;)
UVM验证平台搭建
- 搭建uvm验证平台,通用验证平台结构和搭建流程介绍(How to build a common UVM verification platform?An easy and useful method is instroduced here.)
SPI_UVM_VIP
- SPI协议的芯片验证VIP,用UVM搭建平台验证代码(Chip verification VIP of SPI protocol, build platform verification code with UVM)
01_router_lab_all
- 基于UVM平台搭建的验证环境，针对的是路由器router模块，可供参考(The verification environment based on UVM platform aims at router module of router, which can be used for reference)
AHB2-master
- AMBA AHB 2.0 VIP in SystemVerilog UVM