搜索资源列表
ver-fir-coefficient
- vhdl source,ver-fir-coefficient,simulink of fir with soft ware input
16bitCLA
- 基于Verilog HDL的16位超前进位加法器 分为3个功能子模块-Verilog HDL-based 16-bit CLA is divided into three functional sub-modules
BMD.RAR
- xilinx BMD ver 10 pciexpress testbench for master design
QuartusIIhelp2
- Program: eSupport.com BIOS Agent Version 3.66 BIOS Date: 10/31/08 BIOS Type: American Megatrends BIOS ID: 64-0100-000001-00101111-103108-Cantiga-N80VC207 OEM Sign-On: BIOS Date: 10/31/08 Ver: 207-Program: eSupport.com BIOS Agent Version 3.6
testeVHDL
- vhdl um teste com muita coisa interessante ae pra ver
Ver-chap4
- verilog training code document
Viterbi-Compiler-User-Guide-(ver
- Altera的Viterbi译码IP软核使用说明-User guide of Viterbi decoder IP core.
kaynak_kod_FPGA
- CODE TO CCD İ N VERİ LOG