搜索资源列表
pif2wb_latest.tar
- This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a b
I2Csrc
- source I2c controller WB uC bus plus alternative controlling- verilog code
wb_async_mem_bridge_latest.tar
- wb_async_mem_bridge_latest.tar.gz- it is controller without independents sources clock . Only write or read case synchronization for WB controller interface bus.(computable with WB interface protocol).-wb_async_mem_bridge_latest.tar.gz- it is control
LCD-core
- 基于wb总线 的 支持16*2的LCD驱动-based on wb bus lcd
pci_to_wb_latest[1].tar
- 该ip核实现了容量为16MB的、双字、可寻址存储镜像与wishbone总线的连接-This core implements a 16 MB DWord-addressable memory image in the Wishbone bus (so WB width is 32 bit). Its functionality is reduced to the minimum which is required by the PCI specification (and I m really t
register
- 采用Verlog编写的仿8086通用寄存器。包含了AX,BX,CX,DX,BP,SI,DI,SP八个通用寄存器,并且前四个可通过W-B选择为高八位或低八位-With Verlog written in imitation of 8086 general-purpose registers. Contains the AX, BX, CX, DX, BP, SI, DI, SP eight general purpose registers, and the first four by the W
pci_to_wb_latest.tar
- PCI slave to WB master
wb_handler-1.0.1.tar
- wishbone ctrl for fgpa - wb handler