搜索资源列表
sequence_detector(6-state)
- 将《Verilog数字系统设计教程》(夏宇闻)一书中第15章的源代码进行了改进,由原来的8状态精简到6状态,同样可以实现要求的功能,对于重叠出现的特定序列也可以检测到。(The source code of Chapter 15 of the Verilog Digital System Design Tutorial (Xia Yuwen) has been improved from the original 8 state to the 6 state, and the required
pulse
- 这是一个方波程序,在quartus平台编写,可以通过设置参数生成方波信号。(This is a square wave program, written in the quartus platform, you can generate square wave signals by setting parameters.)
Single_pwm
- 这是一个生成pwm波的程序,使用按键改变占空比的大小,通过增加按键的消抖程序能够精确控制占空比的变化。(This is a program to generate pwm wave, use the button to change the size of the duty cycle, by increasing the key of the shaking program can accurately control the duty cycle changes.)
sdtest
- 这个是一个verilog程序,可以用spi读取sd卡中的内容,存到fifo中(This project can read the data from SD card through SPI interface and store the data in FIFO.)
i2c_24c64
- 基于verilog的i2c接口EEPROM 24lc64的测试程序,包括了eeprom的虚拟模型,实际在硬件上验证没问题,也可以通过modleism进行仿真(Verilog based I2C interface EEPROM 24lc64 testing procedures, including the virtual model of EEPROM, the actual hardware verification is no problem, you can also simulate
verilog uart v1.0
- 基于Verilog语言写的UART模块,非常实用,可以参考,希望共同进步(Based on the Verilog language to write the UART module, very practical, you can refer to, hope to make progress together)
uart
- 实现串口发送和接收功能,数据处理模块可自行修改。(Serial port to send and receive functions, data processing module can modify its own.)
float_2_int.v
- 最全的,最简单,32位浮点数转整数,32位整数转浮点数,直接可以移植,已经测试过好用。(The most complete, the simplest, 32 bit floating-point integer, 32 integer floating point number, can be directly transplanted, has been tested, easy to use.)
can_loopback_test
- 实现了can控制器Verilog编程使用niosII 开发平台(Can controller Verilog programming, the use of niosII development platform)
avalon-i2c
- 基于verilog的I2C实现,可以通过软核或者ARM核进行控制哦。(The implementation of I2C based on Verilog can be controlled by soft core or ARM core)
Xilinx新一代FPGA设计套件Vivado配套资料
- verilog经典教程,入门者的必选书籍,非常实用,可以学习到很多的知识(verilog classic tutorial, entry must be books, very practical, you can learn a lot of knowledge)
Verilog_HDL时序篇 教程及代码
- 对于verilog时序篇较好的一套学习资料,附有源代码及工程文件,可跟着教程自学(A good set of learning information for Verilog timing chapter, with source code and engineering documents, you can follow the tutorial self-study)
de2_build
- De2_build: It contains the FPGA configuration file of the comprehensive Nios II system in Section 16.10.2 and software image files for the DE2 board. These files can be used for quick demo or software development. Note that the files can only be us
source code
- 2.6'TFT_LCD驱动源程序,可以在quartusII平台上直接运行(2.6'TFT_LCD driver source program, you can run directly on the quartus II platform)
jingxiang_beipin
- 实现编码器鉴向和4倍频,可用于电机测速等。(To achieve encoder and 4 times the frequency, can be used for motor speed and so on.)
ve_lab
- verilog语言实现智能交通灯控制系统,除现有交通灯系统基本功能以外,还包括未来交通可能出现的一些需要智能控制的情况进行自定义规则(比如检测车流量来控制交通灯持续时间,高峰期主干道绿灯时间将加倍等规则)(The project was completed by myself about two months ago. I think it will be useful for traffic control system.But there are many points needed to
uart_test
- 通过FPGA,实现串口传输数据,并且可以支持多种不同的波特率,用EP4CE22F17芯片实现。(Through the FPGA, serial transmission data, and can support a variety of baud rates, using EP4CE22F17 chip implementation.)
vga_7_0728
- 用vga显示数字钟,通过串口可以控制时间显示(With vga digital clock, through the serial port can control the time display)
display_1
- veilog程序可以在fpga上完成数字钟程序(Verilog program can be completed on the digital clock fpga procedures)
5 +3
- FPGA发送SOS呼救,按键可以发送信号,复位停止发送(FPGA sends SOS to save, key can send signal, reset to stop sending)