搜索资源列表
clock
- 本实验实现一个能显示小时,分钟,秒的数字时钟(贝一特电子)Verilog源码-The experimental realization of a can show hours, minutes, seconds, digital clock (a special e-bay) Verilog source
sin.tar
- 神奇的sin波生成verilog源码,非常简单的代码无需乘法即可生成sin,cos,值得搞算法的人借鉴-Magic sin wave generated Verilog source code, the code is very simple multiplication can be generated without sin, cos, worthy people from engaging in algorithm
custom_cordic
- verilog编程开发的cordic例程,计算SIN,COS功能与计算幅值角度功能可设定,运算宽度可设定,并有完善的TESTBENCH。-Verilog programming developed CORDIC routines to calculate SIN, COS function and calculating the amplitude of the perspective of function can be set, computing the width can be set,
VGAcontrol
- VGA控制信号,可以用于显示器的输出控制,Verilog编写。-VGA control signal, can be used to display the output control, Verilog prepared.
ram_of_Fusion
- Fusion中的双口RAM编写,可以实现双向的调用。用Verilog编写。-Fusion in the preparation of dual-port RAM, you can realize a two-way call. Prepared using Verilog.
FIFO
- it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device].you can use this code in any DSP project in which data entry is required.-it is a
Verilog_example_of_pulse_width_modulation
- 学习verilog的一些资料。是脉宽调制控制的题目,以及源码和仿真文件。感觉代码风格还不错,可以学习一下。-Verilog study some of the information. Pulse width modulation control are the subject, as well as the source code and simulation files. Feel good style of code, you can study about.
FPGA-LCD1602
- 基于FPGA的LCD1602显示,可根据实际内容修改显示内容-FPGA-based LCD1602 display can be modified according to the actual contents of display content
FPGA-VGA-interface
- 基于FPGA的VGA接口显示程序,可显示三种彩色条纹-FPGA-based interface VGA display program can display the three color stripes
lai_PWM
- FPGA下PWM的Verilog 源码,含目标程序,可直接下载使用,可用在电机控制中-FPGA in Verilog source code under the PWM, including the target program, can be directly downloaded to use, can be used in motor control in
svc_timer33ms
- Verilog 下脉冲发生器的源代码,可用于模拟三相交流电过零点,主要用于调试一些类似SVC(无功补偿)控制器的一些算法-Pulse generator under the Verilog source code, can be used to simulate three-phase alternating current zero-crossing point, mainly for debugging similar SVC (reactive power compensation) co
i2c_slv_ctrl
- I2c总线 verilog实现,可用于quartus设计-Verilog bus I2c realized, can be used to design quartus
c54x_verilog
- TI 的TMS320C54X的DSP的芯片软核verilog源代码,可以帮助初学者深入了解该系列DSP片内资源核结构,值得参考!-TMS320C54X of TI' s DSP chip soft-core verilog source code, can help beginners a better picture of the family of DSP-chip resources, nuclear structure, it is also useful!
canbus
- verilog 和VHDL实现的can总线接口代码-the realization of verilog and VHDL code of the can bus interface
iic
- 一个verilog源代码,可用ISE等实现,功能为I2C接口标准建模。-A verilog source code, can be used, such as the realization of ISE, the functional model for the I2C interface standard.
20081129464173846
- 介绍Verilog HDL, 内容包括: – Verilog应用 – Verilog语言的构成元素 – 结构级描述及仿真 – 行为级描述及仿真 – 延时的特点及说明 – 介绍Verilog testbench • 激励和控制和描述 • 结果的产生及验证 – 任务task及函数function – 用户定义的基本单元(primitive) – 可综合的Verilog描述风格-Introduced the Verilog HDL, in
UART_VHDL_Verilog
- UART的Verilog_源码,适合初学者学习can协议。-UART s Verilog source, suitable for beginners can learn from the agreement.
ask100
- 时钟同步模块:通过时钟同步模块,将模拟前端提取的时钟信号和数据进行同步,使得数字后端可以正确读取数据。-Clock synchronization module: The clock synchronization module, the analog front-end of the clock signal extraction and data synchronization, making the number of back-end data can be read correctly
15252uP(1)
- 这是8位微处理器的Verilog源代码,可以欠在Flex10k10里面-This is the 8-bit microprocessor Verilog source code, can they owed in Flex10k10
verilog
- 可综合的Verilog语法(剑桥大学,影印)-Can be integrated Verilog syntax (Cambridge, photocopying)